Skip to main content
SpringerLink
Log in

A Binary Decision Diagram Approach to On-line Testing of Asynchronous Circuits with Dynamic and Static C-elements

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

The fast growing in complexity of digital VLSI circuits with the advance of deep sub-micron scaling causes occurrence of faults during normal operation of the circuits. These faults cannot be detected by off-line test or Built-In-Self-Test (BIST) techniques. Further, a number of critical faults may require detection at the functional mode during run-time. On-line Testing (OLT) provides a solution to both the problems, and can be implemented using appropriate Design-for-Testability (DFT) techniques. Nowadays, use of asynchronous circuits in semiconductor industry has rapidly increased because of no clock skew problem, low power consumption, average case performances and high degree of modularity. It has been found in the literature of OLT of VLSI circuits that the number of OLT schemes proposed for asynchronous circuits is very few compared to synchronous circuits. The main drawbacks of the existing OLT schemes for asynchronous circuits are protocol dependency, high area overhead and scalability. In this work, we have proposed a partial replication based OLT scheme for asynchronous circuits with dynamic and static C-elements using Binary Decision Diagram (BDD). The proposed scheme works for all circuits irrespective of their design protocols and achieves high fault coverage and comparatively low area overhead. It has been observed that the area overhead is further reduced with increase in values of FD-transitions (Fault Detecting transitions) exclusion. Furthermore, the use of BDD enables the scheme to handle fairly large circuits.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15

Similar content being viewed by others

Notes

  1. In case of modeling asynchronous circuit using SG, the values of state variables are values of the input/output signals. In this work, we use the terms signal and variable interchangeably.

References

  1. Al-Asaad H (2010) Efficient techniques for reducing error latency in on-line periodic built-in self-test. IEEE Instrum Meas Mag 13(4):28–32

    Article  Google Scholar 

  2. Balasubrahamanyam Y, Chowdary G L, Subrahmanyam T J V S (2012) A novel low power pattern generation technique for concurrent BIST architecture. International Journal Computer Technology and Applications 3(2):561–565

    Google Scholar 

  3. Balasubramanian A, Bhuva BL, Massengill LW, Narasimham B, Shuler RL, Loveless TD, Holman WT (2008) A built-in self-test (BIST) technique for single-event testing in digital circuits. IEEE Trans Nucl Sci 6 (55):3130–3135

    Article  Google Scholar 

  4. Biswal P K, Biswas S (2015) Timed discrete event system approach to online testing of asynchronous circuits. In: Mediterranean conference on control and automation (MED), pp 341–348

  5. Biswal P K, Sambho H P, Biswas S (2016) A discrete event system approach to on-line testing of digital circuits with measurement limitation. Engineering Science and Technology, an International Journal, Elsevier 19 (3):1473–1487

    Article  Google Scholar 

  6. Biswal PK, Biswas S (2015) A binary decision diagram based on-line testing of digital vlsi circuits for feedback bridging faults. Microelectron J Elsevier 46(7):598–616

    Article  Google Scholar 

  7. Biswal PK, Biswas S (2017) On-line testing of digital vlsi circuits at register transfer level using high level decision diagrams. Microelectron J 67(C):88–100

    Article  Google Scholar 

  8. Biswas PK, Biswal S, Mishra K, Kapoor HK (2015) A discrete event system approach to online testing of speed independent circuits. VLSI Des 2015(651785):16

    Google Scholar 

  9. Biswas S, Mukhopadhyay S, Patra A (2005) A formal approach to on-line monitoring of digital VLSI circuits: theory, design and implementation. J Electron Test, Springer 21(5):503–537

    Article  Google Scholar 

  10. Brand D (1993) Verification of large synthesized designs. In: Proceedings of international conference on computer aided design (ICCAD), pp 534–537

  11. Bryant RE (1992) Symbolic boolean manipulation with ordered binary-decision diagrams. ACM Comput Surv 24(3):293–318

    Article  MathSciNet  Google Scholar 

  12. Bushnell M, Agrawal V (2006) Essentials of electronic testing for digital memory and mixed-signal VLSI circuits, volume 17 Springer Science and Business Media

  13. Chen Y-Y (2005) Concurrent detection of control flow errors by hybrid signature monitoring. IEEE Trans Comput 54(10):1298–1313

    Article  Google Scholar 

  14. Das N, Roy P, Rahaman H (2013) Built-in-self-test technique for diagnosis of delay faults in cluster-based field programmable gate arrays. IET Comput Digit Tech 7(5):210–220

    Article  Google Scholar 

  15. Drineas P, SPaRre YM (2003) Selective partial replication for concurrent fault-detection in fsm s. IEEE Trans Instrum Meas 52(6):1729–1737

    Article  Google Scholar 

  16. Fišer P, Kubalík P, Kubátová H (2008) An efficient multiple-parity generator design for on-line testing on FPGA. In Euromicro conference on digital system design architectures, Methods and tools, pp 96–99

  17. Gopal P, Biswas S, Manda C, Bhattacharya BB (2010) A BDD-based approach to design power-aware on-line detectors for digital circuits. In: International SOC conference (SOCC), pp 343–346. IEEE

  18. Hodges DA et al (2005) Analysis and design of digital integrated circuits. In: Deep submicron technology (special Indian Edition). Tata McGraw-Hill Education

  19. Hulgaard H, Burns SM, Borriello G (1995) Testing asynchronous circuits: A survey. Integration, The VLSI journal Elsevier 19(3):111–131

    Article  Google Scholar 

  20. Myers CJ (2004) Asynchronous circuit design. John Wiley and Sons

  21. Nicolaidis M, Zorian Y (1998) On-line testing for VLSI– a compendium of approaches. J Electron Test, Springer 12(1-2):7–20

    Article  Google Scholar 

  22. Perdu P (2010) Life issues, robustness consequences and reliability challenges for very deep sub micron technologies. In: Asia-pacific international symposium on electromagnetic compatibility, pp 1014–1019

  23. Petrify: a tool for synthesis of petri nets and asynchronous circuits. http://www.cs.upc.edu/jordicf/petrify/, 1999

  24. Sen B, Das J, Sikdar BK (2012) A DFT methodology targeting online testing of reversible circuit. In: International conference on devices, circuits and systems, pp 689–693

  25. Shang D, Bystrov A, Yakovlev A, Koppad D (2005) On-line testing of globally asynchronous circuits. In: International on-line testing symposium, pp 135–140

  26. Shang D, Yakovlev A, Burnsand F P, Xia F, Bystrov A (2006) Low-cost online testing of asynchronous handshakes. In: European test symposium, pp 225–232

  27. Tan L, Tan Y, Xu J (2013) CFEDR Control-flow error detection and recovery using encoded signatures monitoring. In: International symposium on defect and fault tolerance in VLSI and nanotechnology systems, pp 25–32

  28. Trevisan Moreira M, Gehm Moraes F, Vilar Calazans N L (2014) Beware the dynamic c-element. IEEE Trans Very Large Scale Integr VLSI Syst 22(7):1644–1647

    Article  Google Scholar 

  29. Verdel T, Yiorgos M (2002) Duplication-based concurrent error detection in asynchronous circuits Shortcomings and remedies. In: International symposium on defect and fault-tolerance in VLSI systems, pp 345–353

  30. Voyiatzis I, Paschalis A, Gizopoulos D, Halatsis C, Makri F S, Hatzimihail M (2008) An input vector monitoring concurrent BIST architecture based on a precomputed test set. IEEE Trans Comput 57(8):1012–1022

    Article  MathSciNet  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Computer Science and Engineering, IIIT Bhagalpur, Bihar, India

    Pradeep Kumar Biswal

  2. Department of Electrical Engineering and Computer Science, IIT Bhilai, Bihar, India

    Santosh Biswas

Authors
  1. Pradeep Kumar Biswal
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Santosh Biswas
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Pradeep Kumar Biswal.

Additional information

Responsible Editor: R. A. Parekhji

Publisher’s Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Biswal, P.K., Biswas, S. A Binary Decision Diagram Approach to On-line Testing of Asynchronous Circuits with Dynamic and Static C-elements. J Electron Test 35, 715–727 (2019). https://doi.org/10.1007/s10836-019-05828-6

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10836-019-05828-6

Keywords

Search

Navigation