Volume 73, Issue 3, December 2012

"Special Issue on IEEE-NEWCAS" and "Special Issue on IEEE-Latin American Symposium on Circuits and Systems"

ISSN: 0925-1030 (Print) 1573-1979 (Online)

In this issue (35 articles)

previous Page of 2

  1. Guest Editorial

    Special issue on IEEE-NEWCAS 2010–2011

    Hervé Barthélemy, Mounir Boukadoum… Pages 661-662
    Download PDF (140KB) View Article

  2. No Access

    OriginalPaper

    An automatic gain control circuit with TiO2 memristor variable gain amplifier

    Todd Wey, William Jemison Pages 663-672
    Look Inside Get Access

  3. No Access

    OriginalPaper

    An offset cancellation technique for comparators using body-voltage trimming

    Samaneh Babayan-Mashhadi, Reza Lotfi Pages 673-682
    Look Inside Get Access

  4. No Access

    OriginalPaper

    Ultra low-voltage CMOS transconductance amplifiers

    Yngvar Berg Pages 683-692
    Look Inside Get Access

  5. No Access

    OriginalPaper

    A sub-1-V, high precision, ultra low-power, process trimmable, resistorless voltage reference with low cost 90-nm standard CMOS technology

    Anass Samir, Edith Kussener… Pages 693-706
    Look Inside Get Access

  6. No Access

    OriginalPaper

    Low-voltage lab-on-chip for micro and nanoparticles manipulation and detection: experimental results

    Mohamed Amine Miled, Genevieve Massicotte… Pages 707-717
    Look Inside Get Access

  7. No Access

    OriginalPaper

    An improved compact model for CMOS cross-shaped Hall-effect sensor including offset and temperature effects

    Morgan Madec, Jean-Baptiste Kammerer… Pages 719-730
    Look Inside Get Access

  8. No Access

    OriginalPaper

    A low power consumption CMOS differential-ring VCO for a wireless sensor

    Hanen Thabet, Stéphane Meillère… Pages 731-740
    Look Inside Get Access

  9. No Access

    OriginalPaper

    Design of an ultra small passive balun in CMOS 65 nm technology for 60 GHz applications

    Mariano Ercoli, Daniela Dragomirescu… Pages 741-748
    Look Inside Get Access

  10. No Access

    OriginalPaper

    Comparison between RTW VCO and LC QVCO 12 GHz PLLs

    G. Jacquemod, F. Benabdeljelil, W. Tatinian… Pages 749-756
    Look Inside Get Access

  11. No Access

    OriginalPaper

    A 4-stage 60-GHz low-noise amplifier in 65-nm CMOS with body biasing to control gain, linearity, and input matching

    Hooman Rashtian, Shahriar Mirabbasi… Pages 757-768
    Look Inside Get Access

  12. No Access

    OriginalPaper

    Complementary BAW oscillator for ultra-low power consumption and low phase noise

    Raghavasimhan Thirunarayanan, Aravind Heragu… Pages 769-777
    Look Inside Get Access

  13. No Access

    OriginalPaper

    Design of a 65 nm CMOS 8 GHz wideband: track-and-hold, for radio astronomy and cosmology applications

    D. Mattos, P. Hellmuth, C. Recoquillon… Pages 779-787
    Look Inside Get Access

  14. No Access

    OriginalPaper

    A millimeter-wave resistor-less pulse generator with a new dipole-patch antenna in 65-nm CMOS

    Nguyen Ngoc Mai Khanh, Masahiro Sasaki… Pages 789-799
    Look Inside Get Access

  15. No Access

    OriginalPaper

    Time-based all-digital sigma–delta modulators for nanometer low voltage CMOS data converters

    YiQiao Lin, Mohammed Ismail Pages 801-808
    Look Inside Get Access

  16. No Access

    OriginalPaper

    Novel system clock generation from a modulated signal

    Jan Henning Mueller, Andreas Neyer… Pages 809-817
    Look Inside Get Access

  17. No Access

    OriginalPaper

    FPGA-implementation of dynamic time delay neural network for power amplifier behavioral modeling

    Mohammed Bahoura, Chan-Wang Park Pages 819-828
    Look Inside Get Access

  18. Guest Editorial

    Introduction to the special issue on IEEE-Latin American symposium on circuits and systems

    Antonio Garcia Rozo, Maciej Ogorzalek… Pages 829-830
    Download PDF (154KB) View Article

  19. No Access

    OriginalPaper

    Gate sizing using geometric programming

    Gracieli Posser, Guilherme Flach… Pages 831-840
    Look Inside Get Access

  20. No Access

    OriginalPaper

    Optimizing transistor networks using a graph-based technique

    Vinicius N. Possani, Renato S. de Souza… Pages 841-850
    Look Inside Get Access
previous Page of 2