Skip to main content
SpringerLink
Log in

‘Memristive’ switches enable ‘stateful’ logic operations via material implication

  • Letter
  • Published:

From Nature

View current issue Submit your manuscript

Abstract

The authors of the International Technology Roadmap for Semiconductors1—the industry consensus set of goals established for advancing silicon integrated circuit technology—have challenged the computing research community to find new physical state variables (other than charge or voltage), new devices, and new architectures that offer memory and logic functions1,2,3,4,5,6 beyond those available with standard transistors. Recently, ultra-dense resistive memory arrays built from various two-terminal semiconductor or insulator thin film devices have been demonstrated7,8,9,10,11,12. Among these, bipolar voltage-actuated switches have been identified as physical realizations of ‘memristors’ or memristive devices, combining the electrical properties of a memory element and a resistor13,14. Such devices were first hypothesized by Chua in 1971 (ref. 15), and are characterized by one or more state variables16 that define the resistance of the switch depending upon its voltage history. Here we show that this family of nonlinear dynamical memory devices can also be used for logic operations: we demonstrate that they can execute material implication (IMP), which is a fundamental Boolean logic operation on two variables p and q such that pIMPq is equivalent to (NOTp)ORq. Incorporated within an appropriate circuit17,18, memristive switches can thus perform ‘stateful’ logic operations for which the same devices serve simultaneously as gates (logic) and latches19 (memory) that use resistance instead of voltage or charge as the physical state variable.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Figure 1: Characterization of memristive switches.
Figure 2: Illustration of the IMP operation for the four input values of p and q.
Figure 3: The logic operation s  ←  p NAND q performed as a sequential operation with three memristive switches.

Similar content being viewed by others

References

  1. International. Technology Roadmap for Semiconductors (ITRS). Emerging Research Devices. ITRS technical report 〈http://www.itrs.net/Links/2009ITRS/2009Chapters_2009Tables/2009_ERD.pdf〉 (2009)

  2. Allwood, D. A. et al. Magnetic domain-wall logic. Science 309, 1688–1692 (2005)

    Article  CAS  ADS  Google Scholar 

  3. Dery, H., Dalal, P., Cywinski, L. & Sham, L. J. Spin-based logic in semiconductors for reconfigurable large-scale circuits. Nature 447, 573–576 (2007)

    Article  CAS  MATH  ADS  Google Scholar 

  4. Ney, A., Pampuch, C., Koch, R. & Ploog, K. H. Programmable computing with a single magnetoresistive element. Nature 425, 485–487 (2003)

    Article  CAS  ADS  Google Scholar 

  5. Wang, J., Meng, H. & Wang, J. P. Programmable spintronics logic device based on a magnetic tunnel junction element. J. Appl. Phys. 97, 10D509 (2005)

    Article  Google Scholar 

  6. Kimura, H. et al. Complementary ferroelectric-capacitor logic for low-power logic-in-memory VLSI. IEEE Solid-State Circuit. 39, 919–926 (2004)

    Article  ADS  Google Scholar 

  7. Chen, Y. et al. Nanoscale molecular-switch crossbar circuits. Nanotechnology 14, 462–468 (2003)

    Article  CAS  ADS  Google Scholar 

  8. Chen, Y. et al. Nanoscale molecular-switch devices fabricated by imprint lithography. Appl. Phys. Lett. 82, 1610–1612 (2003)

    Article  CAS  ADS  Google Scholar 

  9. Jung, G.-Y. et al. Circuit fabrication at 17 nm half-pitch by nano-imprint lithography. Nano Lett. 6, 351–354 (2006)

    Article  CAS  ADS  Google Scholar 

  10. Jung, G. Y. et al. Fabrication of a 34 x 34 crossbar structure at 50 nm half-pitch by UV-based nano-imprint lithography. Nano Lett. 4, 1225–1229 (2004)

    Article  CAS  ADS  Google Scholar 

  11. Green, J. E. et al. A 160-kilobit molecular electronic memory patterned at 1011 bits per square centimetre. Nature 445, 414–417 (2007)

    Article  CAS  ADS  Google Scholar 

  12. Waser, R., Dittman, R., Staikov, G. & Szot, K. Redox-based resistive switching memories—nanoionic mechanism, prospects, and challenges. Adv. Mater. 21, 2632–2663 (2009)

    Article  CAS  Google Scholar 

  13. Strukov, D. B., Snider, G. S., Stewart, D. R. & Williams, R. S. The missing memristor found. Nature 453, 80–83 (2008)

    Article  CAS  ADS  Google Scholar 

  14. Yang, J. J. et al. Memristive switching mechanism for metal/oxide/metal nanodevices. Nature Nanotechnol. 3, 429–433 (2008)

    Article  CAS  Google Scholar 

  15. Chua, L. O. Memristor—the missing circuit element. IEEE Trans. Circuit. Theor. CT-18, 507–519 (1971)

    Article  Google Scholar 

  16. Chua, L. O. & Kang, S. M. Memristive devices and systems. Proc. IEEE 64, 209–223 (1976)

    Article  MathSciNet  Google Scholar 

  17. Snider, G. Computing with hysteretic resistor crossbars. Appl. Phys. A 80, 1165–1172 (2005)

    Article  CAS  Google Scholar 

  18. Likharev, K. K. & Strukov, D. B. CMOL: Devices, Circuits, and Architectures. Lecture Notes in Physics Vol. 680 (Springer, 2005)

    Google Scholar 

  19. Kuekes, P. J., Stewart, D. R. & Williams, R. S. The crossbar latch: logic value storage, restoration, and inversion in crossbar circuits. J. Appl. Phys. 97, 034301 (2005)

    Article  ADS  Google Scholar 

  20. Shannon, C. E. A Symbolic Analysis of Relay and Switching Circuits. 1–17 Master’s thesis, MIT (1940)

    Google Scholar 

  21. Whitehead, A. N. & Russell, B. Principia Mathematica Vol I, 7 (Cambridge University Press, 1910)

    MATH  Google Scholar 

  22. Borghetti, J. et al. Electrical transport and thermometry of electroformed titanium dioxide memristive switches. J. Appl. Phys. 106, 124504 (2009)

    Article  ADS  Google Scholar 

  23. Borghetti, J. et al. A hybrid nanomemristor/transistor logic circuit capable of self-programming. Proc. Natl Acad. Sci. USA 106, 1699–1703 (2009)

    Article  CAS  ADS  Google Scholar 

  24. DeHon, A. Array-based architecture for FET-based, nanoscale electronics. IEEE Trans. NanoTechnol. 2, 23–32 (2003)

    Article  ADS  Google Scholar 

  25. Snider, G., Kuekes, P., Hogg, T. & Williams, R. S. Nanoelectronic architectures. Appl. Phys. A 80, 1183–1195 (2005)

    Article  CAS  Google Scholar 

  26. Stan, M., Franzon, P., Goldstein, S., Lach, J. & Ziegler, M. Molecular electronics: from devices and interconnect to circuits and architecture. Proc. IEEE 91, 1940–1957 (2003)

    Article  CAS  Google Scholar 

  27. Heath, J. & Ratner, M. Molecular electronics. Phys. Today 56, 43–49 (2003)

    Article  CAS  ADS  Google Scholar 

  28. Luo, Y. et al. Two-dimensional molecular electronics circuits. Chem. Phys. Chem. 3, 519–525 (2002)

    Article  CAS  Google Scholar 

  29. Yang, J. J. et al. The mechanism of electroforming of metal oxide memristive switches. Nanotechnology 20, 215201 (2009)

    Article  ADS  Google Scholar 

Download references

Acknowledgements

We thank J. Straznicky for initial experimental work, R. Roth, W. Robinett and D. M. Strukov for discussions, and X. Li and D. Ohlberg for their expert device fabrication.

Author Contributions The memristive IMP gate was conceived by G.S.S., P.J.K. and R.S.W. J.B. and D.R.S. designed the experiments and J.B. performed the measurements. J.J.Y. prepared the memristors. J.B., D.R.S. and R.S.W. wrote the manuscript.

Author information

Author notes

  1. Duncan R. Stewart

    Present address: Present address: Steacie Institute for Molecular Science, National Research Council of Canada, 100 Sussex Drive, Ottawa, Ontario, K1A OR6 Canada.,

Authors and Affiliations

  1. Hewlett-Packard Laboratories, 1501 Page Mill Road, Palo Alto, California 94304, USA ,

    Julien Borghetti, Gregory S. Snider, Philip J. Kuekes, J. Joshua Yang, Duncan R. Stewart & R. Stanley Williams

Authors
  1. Julien Borghetti
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Gregory S. Snider
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Philip J. Kuekes
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. J. Joshua Yang
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Duncan R. Stewart
    View author publications

    You can also search for this author in PubMed Google Scholar

  6. R. Stanley Williams
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding authors

Correspondence to Duncan R. Stewart or R. Stanley Williams.

Ethics declarations

Competing interests

The authors declare no competing financial interests.

Supplementary information

Supplementary Information

This file contains Supplementary Table S1, Supplementary Figures S1-S5 with legends and Supplementary References for Supplementary Figure S4. (PDF 246 kb)

PowerPoint slides

Rights and permissions

Reprints and permissions

About this article

Cite this article

Borghetti, J., Snider, G., Kuekes, P. et al. ‘Memristive’ switches enable ‘stateful’ logic operations via material implication. Nature 464, 873–876 (2010). https://doi.org/10.1038/nature08940

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1038/nature08940

  • Springer Nature Limited

This article is cited by

Search

Navigation