Abstract
A novel phase-locked loop that has a loop filter consisting of only one capacitor is designed with a frequency voltage converter (FVC). Simulation and measurement results show that the proposed phase-locked loop (PLL) works stably demonstrating that the FVC works effectively as a resistor. Measurement results of the proposed PLL fabricated in a one-poly six-metal 0.18 μm CMOS process show that the phase noise is −109 dBc/Hz at 10 MHz offset from 752.7 MHz output frequency.
Similar content being viewed by others
References
Gartner, F. M. (1980). Charge-pump phase-lock loop. IEEE Transactions on Communications, 28(11), 1849–1858.
Ahn, H. T., & Allstot, D. (2000). A low-jitter 1.9-V CMOS PLL for UltraSPARC microprocessor applications. IEEE Journal of Solid-State Circuits, 35(3), 450–454.
Bashir, A., Li, J., Ivatury, K., Khan, N., Gala, N., Familia, N., et al. (2009). Fast lock scheme for phase-locked loop. In IEEE 2009 Custom Integrated Circuits Conference, San Jose (pp. 319–322).
Kim, J., Kim, J. K., Lee, B. J., Kim, N., Jeong, D. K., & Kim, W. (2008). A 20-GHz phase-locked loop for 40-Gb/s serializing transmitter in 0.13-μm CMOS. IEEE Journal of Solid-State Circuits, 41(4), 899–908.
Lee, T. C., & Razavi, B. (2003). A stabilization technique for phase-locked frequency synthesizers. IEEE Journal of Solid-State Circuits, 38(6), 888–894.
Djemouai, A., Swan, M. A., & Slamani, M. (2001). New frequency-locked loop based on CMOS frequency-to-voltage converter: Design and implementation. IEEE Transactions on Circuits and Systems II, 48(5), 441–449.
Lam, C., & Razavi, B. (2000). A 2.6-GHz/5.2-GHz frequency synthesizer in 0.4 μm CMOS technology. IEEE Journal of Solid-State Circuits, 35(5), 788–794.
Acknowledgments
This work was supported by Basic Science Research Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Education, Science and Technology (2011-0007768).
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Nam, Jh., Choi, YS. & Joo, M.G. A single capacitor loop filter phase-locked loop with frequency voltage converter. Analog Integr Circ Sig Process 74, 193–201 (2013). https://doi.org/10.1007/s10470-012-9978-5
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10470-012-9978-5