Skip to main content
SpringerLink
Log in

A wide frequency range delay line for fast-locking and low power delay-locked-loops

  • Published:
Analog Integrated Circuits and Signal Processing Aims and scope Submit manuscript

Abstract

A voltage controlled delay cell with wide frequency range is presented in this paper. The delay-line which is resulted by connecting five series of delay cells generating a wide range of delay from 1.9 to 13.24 ns. It can be used in an analog delay locked loop. The linear characteristic of the circuit with respect to the conventional delay line structures is improved, and a better performance of noise is obtained using differential structure. This circuit is designed by ADS software and TSMC CMOS 0.18 μm technology, with supply voltage 1.8 V. By changing control voltage from 0.335 to 1.8 V in delay line, a wide range of frequency from 75.52 to 917.43 MHz will be covered. Simulation results show that the proposed delay line has power consumption of maximum 3.77 mW at frequency of 75.52 MHz. It also shows that increasing of frequency will reduce power dissipation which is the one of the main characteristics of this novel circuit. Moreover, the delay locked loop which uses these delay cells has a very high lock speed so that the maximum lock time in just five clock cycles.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11

Similar content being viewed by others

References

  1. Gholami, M., Sharifkhani, M., & Hashemi, M. (2011) Low voltage and low power DLL-based frequency synthesizer for covering VHF frequency band. In 6th International Conference on Design and Technology of Integrated Systems in Nanoscale Era (DTIS), IEEE (pp. 1–4).

  2. Rahimpour, H., Gholami, M., Miar-Naimi, H., & Ardeshir, G. (2014). All digital fast lock DLL-based frequency multiplier. Analog Integrated Circuits and Signal Processing, 78(3), 819–826.

    Article  Google Scholar 

  3. Lee, J., Kundert, K. S., & Razavi, B. (2004). Analysis and modeling of bang-bang clock and data recovery circuit. IEEE Journal of Solid-State Circuits, 39(9), 1571–1580.

    Article  Google Scholar 

  4. Gholami, M., & Ardeshir, G. (2014). Dual phase detector based on delay locked loop for high speed applications. International Journal of Engineering, 27(4), 517–522.

    Google Scholar 

  5. Gholami, M. (2015). Total Jitter of Delay-Locked Loops Due to Four Main Jitter Sources. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 24, 1–10.

    Article  Google Scholar 

  6. Gholami, M. (2013). A novel low power architecture for DLL-based frequency synthesizers. Circuits, Systems, and Signal Processing, 32(2), 781–801.

    Article  Google Scholar 

  7. Gholami, M., Sharifkhani, M., & Hashemi, M. (2011) A novel parallel architecture for low voltage-low power DLL-based frequency multiplier. In 6th International Conference on Design and Technology of Integrated Systems in Nanoscale Era (DTIS), IEEE (pp. 1–4).

  8. Mondal, S.A, Pal, S., Sahoo, M., & Mondal, P. (2014) A new feedback circuit based charge-pump for wide-range and low-jitter DLL suitable for PET imaging applications. In 2nd International Conference on Devices, Circuits and Systems (ICDCS), IEEE pp. 1–5.

  9. Wu, G., Deyuan, G., Tingcun, W., Hu-Guo, C., & Hu, Y. (2009) A high-Resolution Multi-Channel Time-to-Digital Converter (TDC) for High-Energy Physics and Biomedical Imaging Applications. In 4th IEEE Conference on Industrial Electronics and Applications, pp. 1133–1138.

  10. Iuan, S. (2005). A single-path pulse width control loop with a built-in delay-locked-loop. IEEE Journal of Solid-State Circuit (JSSC), 40(5), 1130–1135.

    Article  Google Scholar 

  11. Abdulrazzaq, I. B., Halin, I. A., Kawahito, S., Sidek, R. M., Shafie, S., & Yunus, N. A. M. (2016). A review on high-resolution CMOS delay lines: towards sub-picosecond jitter performance. SpringerPlus. doi:10.1186/s40064-016-2090-z.

    Google Scholar 

  12. John, G. (1996). Maneatis, low-jitter process-independent DLL and PLL based on self-biased techniques. IEEE Journal of Solid-State Circuits, 31(11), 1723–1732.

    Article  Google Scholar 

  13. Jia, C., & Milor, L. (2009). A DLL design for testing I/O setup and hold times. IEEE Transactions on Very Large Scale Integration(VLSI) Systems, 17(11), 1579–1599.

    Article  Google Scholar 

  14. Dai, L., & Harjani, R. (2002). Design of low-phase-noise CMOS ring oscillators. IEEE Transaction Circuit Systems II, 49(5), 328–338.

    Article  Google Scholar 

  15. Chung-Ting, Lu, Hsieh, Hsieh-Hung, & Liang-Hung, Lu. (2009). A 0.6 v low power wide range delay locked loop in 0.18 μm CMOS. IEEE Microwave and Wireless Components Letters, 19(10), 662–664.

    Article  Google Scholar 

  16. Sexena, P., Sudheer, K. M., & Chandratre, V. B. (2014). Design of a novel current balanced voltage controlled delay element. International Journal of VLSI Design and Communication Systems(VLSICS), 5(3), 37–45.

    Article  Google Scholar 

  17. Moazedi, M. (2013). A delay-locked-loop with a quasi-linear modified differential delay element. International journal of scientific & Engineering Research, 4(1), 1–6.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Hadaf Institute of Higher Education, Sari, Iran

    Motahhareh Estebsari & Mohammad Javad Ghahramanpour

  2. University of Mazandaran, Babolsar, Iran

    Mohammad Gholami

Authors
  1. Motahhareh Estebsari
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Mohammad Gholami
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Mohammad Javad Ghahramanpour
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Mohammad Gholami.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Estebsari, M., Gholami, M. & Ghahramanpour, M.J. A wide frequency range delay line for fast-locking and low power delay-locked-loops. Analog Integr Circ Sig Process 90, 427–434 (2017). https://doi.org/10.1007/s10470-016-0824-z

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10470-016-0824-z

Keywords

Search

Navigation