Logic Design Validation via Simulation and Automatic Test Pattern Generation Hussain Al-asaadJohn P. Hayes OriginalPaper Pages: 575 - 589
Intermediacy Prediction for High Speed Berger Code Checkers Cecilia MetraJien-Chung Lo OriginalPaper Pages: 607 - 615
Catastrophic Short and Open Fault Detection in Bipolar CML Circuits: A Case Study André IvanovVikram Devdas OriginalPaper Pages: 631 - 634
A New Method for Testing Re-Programmable PLAs Charles E. StroudJames R. BaileyJohan R. Emmert OriginalPaper Pages: 635 - 640