Volume 10, Issue 2-3

September 2005

Special Issue on SystemC-based System Modeling, Verification and Synthesis

6 articles in this issue

Editors’ introduction
Reinaldo A. Bergamaschi
Wolfgang Rosenstiel
OriginalPaper 21 September 2006 Pages: 71 - 72
LusSy: An open tool for the analysis of systems-on-a-chip at the transaction level
Matthieu Moy
Florence Maraninchi
Laurent Maillet-Contoz
OriginalPaper Open access 21 September 2006 Pages: 73 - 104
Transaction-level modeling for architectural and power analysis of PowerPC and CoreConnect-based systems
Nagu Dhanwada
Reinaldo A. Bergamaschi
Ing-Chao Lin
OriginalPaper Open access 21 September 2006 Pages: 105 - 125
Design, synthesis and verification of a smart imaging core using SystemC
Wido Kruijtzer
Victor Reyes
Winfried Gehrke
OriginalPaper Open access 21 September 2006 Pages: 127 - 155
TAPES—Trace-based architecture performance evaluation with SystemC
Thomas Wild
Andreas Herkersdorf
Gyoo-Yeong Lee
OriginalPaper Open access 21 September 2006 Pages: 157 - 179
A SystemC-only design methodology and the CINE-IP multimedia platform
Guido Araújo
Edna Barros
Manoel E. de Lima
OriginalPaper Open access 21 September 2006 Pages: 181 - 202

Search