Abstract
In this paper the development of a smart imaging core following a SystemC-based design flow is presented. The smart imaging core integrates an ARM processor and two specific hardware blocks for image processing: a smart imaging coprocessor and a motion estimation coprocessor. A SystemC-based design flow is applied, comprising the design, synthesis and verification and synthesis of the two coprocessors, as well as the development and integration of the embedded software on the smart imaging core. The two coprocessors are successfully modeled and refined from C/C++-based algorithmic descriptions down to architecture reference models using SystemC and TLM concepts. For the RTL implementation of the coprocessor hardware high-level synthesis tools are used. The applied SystemC-based design flow enabled the iterative refinement of the architecture towards an optimal RTL implementation. Furthermore, the use of SystemC TLM supports the integration of fast functional models of the coprocessors on a virtual prototype platform of the target architecture. This virtual prototype is beneficially used during the embedded software development phase.
Article PDF
Similar content being viewed by others
Explore related subjects
Discover the latest articles, news and stories from top researchers in related subjects.Avoid common mistakes on your manuscript.
References
Camellia Image Processing Library http://camellia.sourceforge.net.
Steux, B., and Y. Abramson. Robust Real-Time on-Board Vehicle Tracking System Using Particles Filter. In IFAC IAV’04, July 2004.
Abramson, Y., and B. Steux. Hardware-Friendly Pedestrian Detection and Impact Prediction. In IEEE IVS’04, June 2004.
Kyo, S., et al. A 51.2GOPS Scalable Video Recognition Processor for Intelligent Cruise Control Based on a Linear Array of 128 4-Way VLIW Processing Elements. In IEEE ISSCC’03, February 2003.
Raab, W., N. Bruels, U. Hachmann, J. Harnisch, U. Ramacher, and C. Sauer. A 100-GOPS Programmable Processor for Vehicle Vision Systems. In IEEE Design & Test of Computers, 2003.
Imagawa, K., K. Iwasa, T. Kataoka, T. Nishi, and H. Matsuo. Real-Time Face Detection with MPEG4 Codec LSI for a Mobile Multimedia Terminal. In ICCE’03, June 2003.
Reyes, V., T. Bautista, G. Marrero, P.P. Carballo, and W. Kruijtzer. CASSE: A System-Level Modeling and Design-Space Exploration Tool for Multiprocessor Systems-on-Chip. In DSD’04, August 2004.
van der Wolf, Pieter, Erwin de Kock, Tomas Henriksson, Wido Kruijtzer, and Gerben Essink. Design and Programming of Embedded Multiprocessors: An Interface-Centric Approach, CODES + ISSS ’04, Stockholm, Sept. 2004.
Gehrke, Winfried, Joern Jachalsky, Martin Wahle, Wido Kruijtzer, Carlos Alba, and Ramanathan Sethuraman. Flexible Co-Processor Architectures for Ambient Intelligent Applications in the Mobile Communication and Automotive domain. In Proc. SPIE Vol. 5117, VLSI Circuits and Systems, April 2003, pp. 310–320.
Jachalsky Jörn, Martin Wahle, Peter Pirsch, Winfried Gehrke, and Thomas Hinz. A Coprocessor for Intelligent Image and Video Processing in the Automotive and Mobile Communication Domain. In ISCE2004, Sept. 2004.
Peleg, A., and U. Weiser. The MMX Technology Extension to the Intel Architecture. In IEEE Micro, vol. 16, no. 4, Aug. 1996.
Lanneer, D., et al. CHESS: Retargetable Code Generation for Embedded DSP Processors. In Code Generation for Embedded Processors, P. Marwedel (ed.), Kluwer Academic Publishers, 1995.
Hoffmann, A., et al. A Novel Methodology for the Design of Application-Specific Instruction-Set Processors (ASIP) Using a Machine Description Language. In IEEE TCAD, Nov. 2001.
A| RT Designer and A| RT Builder tools, formerly from Adelante Technologies, Now Marketed by ARM Ltd. as OptimoDE, http://www.arm.com/products/CPUs/families/OptimoDE.html.
Peters, H., et al. Application Specific Instruction-Set Processor Template for Motion Estimation in Video Applications. In IEEE TCSVT, vol. 15, no. 4, April 2005.
Cai, Lukai and Daniel Gajski. Transaction Level Modeling: An Overview. In CODES + ISSS’03, California, USA, October 2003.
Synopsys CoCentric System Studio, Home page, http://www.synopsys.com/products/cocentric_studio/cocentric_studio.html.
Transaction Level Modelling Standard 1.0, June 2005, http://www.systemc.org.
Grötker, T., S. Liao, G. Martin, and S. Swan. System Design with SystemC, Kluwer, 2002.
Henkel, J. Closing the SoC Design Gap. IEEE Embedded Computing, 2003.
Paulin, P., and Magarshack, P. System-on-Chip Beyond the Nanometer Wall. In Proceedings of the 40th IEEE/ACM Design Automation Conference, ACM Press, 2003, pp. 419–424.
Martin, G., and F. Bacchini. System Level Design: Six Success Stories in Search of an Industry. In Proceedings of the Design Automation Conference, ACM press, San Diego, California, USA, June 2004.
Rose, A., S. Swan, J. Pierce, and J. Fernandez. Transaction Level Modeling in SystemC, SystemC TLM whitepaper, 2005.
Forte Cynthesizer, Home page, http://www.forteds.com.
Pandita, R., M. Leclercq, and J. Speros. Enabling Performance Evaluation of SoCs with SystemC Model for the TI OMAPTM Platform. In Proceedings of the GSPx’04 Conference, Santa Clara, California, USA, Sept. 2004.
Bruschi, F., and F. Ferrandi. Synthesis of Complex Control Structures from Behavioral SystemC Models. In Proceedings of the Design Automation and Test in Europe, Munich, 2003.
Portero, A., O. Navas, and J. Carrabina. Hw-Sw Design Methodologies Used for a MPEG Video Coprocessor Synthesis. In Proceedings of the 16th International Conference on Microelectronics, vol. 3, pp. 1688–1693, 2004.
Catapult, C., Home page, http://www.mentor.com/products/c-based_design/.
Toshiba R-CUBE project, 2005, http://www.semicon.toshiba.co.jp/eng/r_cube/.
ARM AMBA AXI protocol specification, June 2003.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Open Access This is an open access article distributed under the terms of the Creative Commons Attribution Noncommercial License ( https://creativecommons.org/licenses/by-nc/2.0 ), which permits any noncommercial use, distribution, and reproduction in any medium, provided the original author(s) and source are credited.
About this article
Cite this article
Kruijtzer, W., Reyes, V. & Gehrke, W. Design, synthesis and verification of a smart imaging core using SystemC. Des Autom Embed Syst 10, 127–155 (2005). https://doi.org/10.1007/s10617-006-0069-7
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10617-006-0069-7