Abstract
“Ramp-up” is the process of increasing the production rate of a semiconductor manufacturing factory from the first lot to whole volume. Lot cycle time estimation and control during production ramp-up in a semiconductor factory is even more important. However, in addition to the large fluctuation, there are also trends and jumps (sudden increases) in the lot cycle time, which makes it a very challenging task. A SOM–FBPN-ensemble approach with multiple buckets and partial normalization is therefore proposed in this study for lot cycle time prediction in a ramping-up semiconductor manufacturing factory, which was seldom investigated in the past studies. The proposed methodology is composed of two parts. In the first part, the multiple-bucket approach is applied to consider the ramp-up plan of the semiconductor manufacturing factory. Subsequently, the SOM–FBPN-ensemble approach is applied to predict the cycle time of every lot in the ramping-up semiconductor manufacturing factory. The buckets obtained in the first part become additional inputs to the SOM–FBPN, and every parameter is normalized into a range narrower than [0, 1] to reflect the difference between the future and the past. To evaluate the effectiveness of the proposed methodology, a production simulation model was employed in this study. According to experimental results, the prediction accuracy of the proposed methodology was significantly better than those of many existing approaches.
Similar content being viewed by others
References
Barman S (1998) The impact of priority rule combinations on lateness and tardiness. IIE Trans 30:495–504 doi:10.1080/07408179808966489
Chang P-C, Hsieh J-C (2003) A neural networks approach for due-date assignment in a wafer fabrication factory. Int J Ind Eng 10(1):55–61
Chang P-C, Hsieh J-C, Liao TW (2001) A case-based reasoning approach for due date assignment in a wafer fabrication factory. Proceedings of the International Conference on Case-Based Reasoning (ICCBR 2001), Vancouver, British Columbia, Canada
Chang P-C, Hsieh J-C, Liao TW (2005) Evolving fuzzy rules for due-date assignment problem in semiconductor manufacturing factory. J Intell Manuf 16:549–557 doi:10.1007/s10845-005-1663-4
Chang P-C, Liao TW (2006) Combining SOM and fuzzy rule base for flow time prediction in semiconductor manufacturing factory. Appl Soft Comput 6:198–206 doi:10.1016/j.asoc.2004.12.004
Chen T (2003) A fuzzy back propagation network for output time prediction in a wafer fab. Appl Soft Comput 2(3):211–222 doi:10.1016/S1568-4946(02)00066-2
Chen T (2008) A fuzzy–neural approach for estimating the monthly output of a semiconductor manufacturing factory. Int J Adv Manuf Technol (in press)
Chen T (2007) A hybrid look-ahead SOM–FBPN and FIR system for wafer lot output time prediction and achievability evaluation. Int J Adv Manuf Technol 35:575–586 doi:10.1007/s00170-006-0741-x
Chen T (2006) A hybrid SOM-BPN approach to lot output time prediction in a wafer fab. Neural Process Lett 24(3):271–288 doi:10.1007/s11063-006-9027-4
Chen T (2006) A look-ahead fuzzy back propagation network for lot output time series prediction in a wafer fab. Lect Notes Comput Sci 4234:974–982 doi:10.1007/11893295_107
Chen T (2007) An intelligent hybrid system for wafer lot output time prediction. Adv Eng Inform 21:55–65 doi:10.1016/j.aei.2006.10.002
Chen T (2008) A SOM–FBPN-ensemble approach with error feedback to adjust classification for wafer-lot completion time prediction. Int J Adv Manuf Technol 37(7–8):782–792 doi:10.1007/s00170-007-1007-y
Chen T, Jeang A, Wang Y-C (2008) A hybrid neural network and selective allowance approach for internal due date assignment in a wafer fabrication plant. Int J Adv Manuf Technol 36:570–581 doi:10.1007/s00170-006-0869-8
Hsu SY, Sha DY (2004) Due date assignment in wafer fabrication using artificial neural network. Int J Adv Manuf Technol 23(9–10):768–775 doi:10.1007/s00170-003-1644-8
Ku K-C, Kao H-P, Gurumurthy CK (2007) A collaborative model for capacity expansion of the IC foundry industry. Int J Adv Manuf Technol 34(3–4):252–261 doi:10.1007/s00170-006-0612-5
Pai P-F, Lee C-E, Su T-H (2004) A daily production model for wafer fabrication. Int J Adv Manuf Technol 23(1–2):58–63 doi:10.1007/s00170-002-1506-9
Ragatz GL, Mabert VA (1984) A simulation analysis of due date assignment. J Oper Manag 5:27–39 doi:10.1016/0272-6963(84)90005-6
Wang C-N, Wang C-H (2007) A simulated model for cycle time reduction by acquiring optimal lot size in semiconductor manufacturing. Int J Adv Manuf Technol 34(9–10):1008–1015 doi:10.1007/s00170-006-0884-9
Wang L-X, Mendel JM (1992) Generating fuzzy rules by learning from examples. IEEE Trans Syst Man Cybern 22(6):1414–1427 doi:10.1109/21.199466
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Chen, T., Wang, YC. & Tsai, HR. Lot cycle time prediction in a ramping-up semiconductor manufacturing factory with a SOM–FBPN-ensemble approach with multiple buckets and partial normalization. Int J Adv Manuf Technol 42, 1206–1216 (2009). https://doi.org/10.1007/s00170-008-1665-4
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s00170-008-1665-4