Skip to main content
SpringerLink
Log in

Selecting measurements to test the functional behavior of analog circuits

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

This paper presents a method for functional testing of analog circuits, on the basis of circuit sensitivities. The approach selects the minimum number of measurements that allows a precise prediction of a circuit's functional behavior. A criterion is applied to this predicted behavior to determine if the circuit functions according to specifications. The presented method combines a matrix decomposition technique (the singular value decomposition) with an iterative algorithm to select measurements. The number of measurements is determined on the basis of the desired precision of the response prediction and the influence of random measurement errors. Examples demonstrate that the resulting method tests the functional circuit behavior with a high precision, even in the presence of large measurement errors.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. J.L. Huertas, “Test and Design for Testability of Analog and Mixed-Signal Integrated Circuits: Theoretical Basis and Pragmatical Approaches”, Proc. ECCTD'93, 1993, pp. 77–156.

  2. W. Hochwald and J.D. Bastian, “A DC Approach for Analog Fault Determination”, IEEE Trans. Circ. and Syst., Vol. 26, pp. 523–529, July 1979.

    Google Scholar 

  3. R. Saeks, S.P. Singh, and R. Liu, “Fault Isolation via Components Simulation”, IEEE Trans. Circ. Theory, Vol. 19, pp. 634–640, Nov. 1972.

    Google Scholar 

  4. A.T. Johnson, “Efficient Fault Analysis in Linear Analog Circuits”, IEEE Trans. Circ. & Syst., Vol. 26, pp. 475–484, July 1979.

    Google Scholar 

  5. N. Navid and A.N. Willson, “A Theory and Algorithm for Analog Circuit Fault Diagnosis”, IEEE Trans. Circ. & Syst., Vol. 26, pp. 440–457, July 1979.

    Google Scholar 

  6. R.M. Biernacki and J.W. Bandler, “Multiple-Fault Location of Analog Circuits”, IEEE Trans. Circ. & Syst., Vol. 28, pp. 361–367, May 1981.

    Google Scholar 

  7. I.M. Bell and S.J. Spinks, “Analogue Fault Simulation for the Structural Approach to Analogue and Mixed-Signal IC Testing”, Internat. Mixed Signal Testing Workshop, pp. 10–14, 1995.

  8. J. van Spaandonk, “Application of the Singular Value Decomposition to the Testing of Analog Integrated Circuits”, Proc. Intern. Mixed-Signal Testing Workshop, 1995, pp. 159–164.

  9. M. Slamani and B. Kaminska, “Multifrequency Testability Analysis for Analog Circuits”, Proc. VLSI Test Symp., 1994, pp. 54–59.

  10. M. Slamani, B. Kaminska, and G. Quesnel, “An Integrated Approach for Analog Circuits Testing with a Minimum Number of Detected Parameters”, Proc. Intern. Test Conf., 1994, pp. 631–640.

  11. G.J. Hemink, B.W. Meijer, and H.G. Kerkhoff, “Testability Analysis of Analog Systems”, IEEE Trans. CAD, Vol. 9, June 1990.

  12. N.B. Hamida and B. Kaminska, “Analog Circuit Fault Diagnosis, Based on Sensitivity Computation and Functional Testing”, IEEE Design and Test of Computers, pp. 30–39, 1992.

  13. M. Slamani and B. Kaminska, “Analog Circuit Fault Diagnosis Based on Sensitivity Computation and Functional Testing”, IEEE Design and Test of Computers, pp. 30–39, 1992.

  14. G.N. Stenbakken and T.M. Souders, “Testability Measures via QR Factorization of Linear Models”, IEEE Trans. Instrum. Meas., Vol. 36, pp. 406–410, June 1987.

    Google Scholar 

  15. H. Dai and T.M. Sounders, “Time Domain Testing Strategies and Fault Diagnosis for Analog Systems”, IEEE Trans. Instrum. and Meas., Vol. 39, No. 1, pp. 157–162, 1990.

    Google Scholar 

  16. G.H. Golub and C.F. van Loan, Matrix Computations, Second edition, The John Hopkins University Press, 1989.

  17. V.V. Fedorov, Theory of Optimal Experiments, Academic Press, New York, 1972.

    Google Scholar 

  18. T.J. Mitchell, “Computer construction of D-optimal designs”, Technometrics, Vol. 16, No. 2, pp. 211–220, May 1974.

    Google Scholar 

  19. S.W. Director and R.A. Rohrer, “The Generalized Adjoint Network and Network Sensitivities”, IEEE Trans. Circuit Theory, Vol. 16, pp. 318–323, 1969.

    Google Scholar 

  20. F.A. Swartz, “Network Sensitivity and Tolerance Analysis”, in Computer-Aided Design of Microelectronic Circuits and Systems, Vol. 1: General Introduction and Analog Circuit Aspects, Chapters, 1987.

  21. R.K. Brayton and R. Spence, Sensitivity and Optimization, Elsevier, 1980.

  22. J.H. Wilkinson and C. Reinsch, Linear Algebra, Springer-Verlag, 1971.

  23. P.R. Bevington, Data Reduction and Error Analysis for the Physical Sciences, McGraw-Hill, 1969.

  24. S. Kirkpatrick, C.D. Gelatt Jr., and M.P. Vecchi, “Optimization by Simulated Annealing”, Science, Vol. 220, pp. 671–680, May 1983.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Electrical Engineering, Eindhoven University of Technology, P.O. Box 513, 5600, Eindhoven, MB, The Netherlands

    J. Van Spaandonk & T. A. M. Kevenaar

Authors
  1. J. Van Spaandonk
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. T. A. M. Kevenaar
    View author publications

    You can also search for this author in PubMed Google Scholar

Rights and permissions

Reprints and permissions

About this article

Cite this article

Van Spaandonk, J., Kevenaar, T.A.M. Selecting measurements to test the functional behavior of analog circuits. J Electron Test 9, 9–18 (1996). https://doi.org/10.1007/BF00137561

Download citation

  • Received:

  • Revised:

  • Issue Date:

  • DOI: https://doi.org/10.1007/BF00137561

Keywords

Search

Navigation