Abstract
The emergence of functional verification as the largest single component of the ASIC development cycle has come as a bit of a surprise to the design community. At Nortel, we have had a group focusing on the methodologies used at this stage of the design for four years. Our involvement with some of the largest Nortel hardware designs has provided us with first-hand experience of the challenges in establishing confidence that ASICs will work the first time out in a system. This talk will describe the scope of the problems faced in ASIC-intensive telecomm systems, the methodologies currently deployed, and the emerging technologies that we are looking towards in the future to improve our ability to handle complex hardware systems.
Chapter PDF
Similar content being viewed by others
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1997 IFIP
About this chapter
Cite this chapter
Silburt, A. (1997). ASIC/System Hardware Verification at Nortel: A View from the Trenches. In: Li, H.F., Probst, D.K. (eds) Advances in Hardware Design and Verification. IFIP Advances in Information and Communication Technology. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-35190-2_1
Download citation
DOI: https://doi.org/10.1007/978-0-387-35190-2_1
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-5041-2885-8
Online ISBN: 978-0-387-35190-2
eBook Packages: Springer Book Archive