Overview
- Describes essential theory, practice and state-of-the-art applications of 2D and 3D Network-on-Chip interconnect
- Enables readers to exploit parallelism in processor architecture, with interconnect design that is efficient in terms of energy and performance
- Covers topics not available in other books, such as NoC and distributed memory organization, dynamic memory management and abstract data type support in many-core platforms, and distributed hierarchical power management
Access this book
Tax calculation will be finalised at checkout
Other ways to access
About this book
Similar content being viewed by others
Keywords
Table of contents (11 chapters)
-
Network-on-Chip Design Methodology
-
Suggested Projects
Authors and Affiliations
Bibliographic Information
Book Title: Designing 2D and 3D Network-on-Chip Architectures
Authors: Konstantinos Tatas, Kostas Siozios, Dimitrios Soudris, Axel Jantsch
DOI: https://doi.org/10.1007/978-1-4614-4274-5
Publisher: Springer New York, NY
eBook Packages: Engineering, Engineering (R0)
Copyright Information: Springer Science+Business Media New York 2014
Hardcover ISBN: 978-1-4614-4273-8Published: 08 October 2013
Softcover ISBN: 978-1-4939-4550-4Published: 23 August 2016
eBook ISBN: 978-1-4614-4274-5Published: 08 October 2013
Edition Number: 1
Number of Pages: XIII, 265
Number of Illustrations: 65 b/w illustrations, 79 illustrations in colour
Topics: Circuits and Systems, Electronics and Microelectronics, Instrumentation, Processor Architectures