NoC Verification and Testing

  • Konstantinos Tatas
  • Kostas Siozios
  • Dimitrios Soudris
  • Axel Jantsch
Chapter

Abstract

Verification and testing are tremendously costly steps in the design flow. In today’s multi-million gate ICs the lion’s share of design time is spent verifying the design against its specification. An inadequately verified design will lead to re-spins that could make the difference between success and failure for a product. On the other hand, manufacturing test must prevent defective parts from being shipped to customers.

Keywords

Polysilicon 

References

  1. 1.
    N. Weste, D. Harris, Principles of CMOS VLSI Design, 4th edn. (Addison Wesley, Boston, 2010)Google Scholar
  2. 2.
    C. Spear, SystemVerilog for Verification (Springer, New York, 2008)Google Scholar
  3. 3.
  4. 4.
  5. 5.
    A. Mello, J. Palma, F. Moraes, N. Calazans, MAIA - a framework for networks on chip generation and verification. Proceedings of the Asia and South Pacific design automation conference (ASP-DAC), pp. 49–52, Jan 2005 (Shanghai, China)Google Scholar
  6. 6.
    A. Mello, A. Amory, N. Calazans, Fernando Moraes, ATLAS A framework for NoC generation and evaluation. Paper presented at the design automation and test in Europe (DATE), University Booth, Grenoble, 2011Google Scholar
  7. 7.
    A. Kumar, A. Hansson, J. Huisken, H. Corporaal, An FPGA design flow for reconfigurable network-based multi-processor systems on chip. Paper presented at the design automation and test in Europe and exhibition (DATE), p. 16, 2007Google Scholar
  8. 8.
    U. Ogras, R. Marculescu, H. Lee, P. Choudhary, D. Marculescu, M. Kaufman, P. Nelson, Challenges and promising results in NoC prototyping using FPGA. IEEE Micro. 27(5), 8695 (2007)Google Scholar
  9. 9.
    Y. Krasteva, F. Criado, E. Torre, T. Riesgo, A fast emulation-based NoC prototyping framework, Paper presented at the international conference on reconfigurable computing and FPGAs (ReConFig), pp. 211–216, 2008Google Scholar
  10. 10.
    N. Genko, D. Atienza, G. De Micheli, L. Benini, Feature-NoC emulation: a tool and design flow for MPSoC. IEEE Circ. Syst. Mag. 7(4), 42–51 (2007)Google Scholar
  11. 11.
    Y. Liu, P. Liu, Y. Jiang, M. Yang, K. Wua, W. Wang, Q. Yao, Building a multi-FPGA-based emulation framework to support networks on-chip design and verification. Int. J. Electron. 97(10), 1241–1262 (2010)Google Scholar
  12. 12.
    J. Segura, C. Hawkins, CMOS Electronics: How It Works, How It Fails (Wiley-IEEE Press, 2004)Google Scholar
  13. 13.
    D. Lewis, H. Lee, Testing circuit-partitioned 3D IC designs, Paper presented at the annual symposium on VLSI (ISVLSI), pp. 139–144, 2009Google Scholar
  14. 14.
    B. Kim, C. Sharbono, T. Ritzdorf, D. Schmauch, Factors affecting copper filling process within high aspect ratio deep vias for 3D chip stacking. Paper presented at the electronic components and technology conference, p. 6, 2006Google Scholar
  15. 15.
    A. Ikeda, T. Kuwata, S. Kajiwara, T. Fujimura, H. Kuriyaki, R. Hattori, H. Ogi, K. Hamaguchi and Y. Kuroki, Design and measurements of test element group wafer thinned to \(10 \mu \text{ m }\) for 3D system in package. Paper presented at the international conference on microelectronic test structures (ICMTS), pp. 161–164, 2004Google Scholar
  16. 16.
    E. Marinissen, Y. Zorian, Testing 3D chips containing through-silicon vias. Paper presented at the international conference (ICT), pp. 1–11, 2009Google Scholar
  17. 17.
    W. Kautz, Testing for faults in wiring networks. IEEE Trans. Comput. C–23(4), 358–363 (1974)Google Scholar
  18. 18.
    P. Goel, M. McMahon, Electronic chip-in-place test. Paper presented at the design automation conference (DAC), pp. 482–388, 1982Google Scholar
  19. 19.
    G. Robinson, J. Deshayes, Interconnect testing of boards with partial boundary scan. Paper presented at the international test conference, pp. 572–581, 1990Google Scholar
  20. 20.
    E. Marinissen, B. Vermeulen, H. Hollmann, R. Bennetts, Minimizing pattern count for interconnect test under a ground bounce constraint. IEEE Des. Test Comput. 20(2), 8–18 (2003)Google Scholar
  21. 21.
    R. Aitken, Nanometer technology effects on fault models for IC testing. IEEE Comput. 32(11), 46–51 (1999)Google Scholar
  22. 22.
    J. Abraham, A. Krishnamachary, R.S. Tupuri, A comprehensive fault model for deep submicron digital circuits. Paper presented at the international workshop on electronic design, test and applications (DELTA), pp. 360–364, 2002Google Scholar
  23. 23.
    A. Jantsch, H. Tenhunen, Networks on Chip (Springer, New York, 2003)Google Scholar
  24. 24.
  25. 25.
    J. Lee, R. Mahapatra, In-field NoC-based SoC testing with distributed test vector storage. Paper presented at the international conference on computer design (ICCD), pp. 206–211, 2008Google Scholar
  26. 26.
    C. Grecu, P. Pande, A. Ivanov, R. Saleh, BIST for network-on-chip interconnect infrastructures. Paper presented at the VLSI test symposium, pp. 6–35, 2006Google Scholar
  27. 27.
    N. Caselli, A. Strano, D. Ludovici, D. Bertozzi, Cooperative built-in self-testing and self-diagnosis of NoC bisynchronous channels. Paper presented at the international symposium on embedded multicore SoCs (MCSoC), pp. 159–166, 2012Google Scholar
  28. 28.
    Y. Feng, H. Lin Huang, X. Qiang, Re-examining the use of network-on-chip as test access mechanism. Paper presented at the design automation and test in Europe (DATE), pp. 808–811, 2008Google Scholar

Copyright information

© Springer Science+Business Media New York 2014

Authors and Affiliations

  • Konstantinos Tatas
    • 1
  • Kostas Siozios
    • 2
  • Dimitrios Soudris
    • 2
  • Axel Jantsch
    • 3
  1. 1.Department of Computer Science and Engineering, School of Applied SciencesFrederick UniversityNicosiaCyprus
  2. 2.Department of Computer Science, School of Electrical and Computer EngineeringNational Technical University of AthensAthensGreece
  3. 3.Department of Electronic SystemsRoyal Institute of TechnologyKistaSweden

Personalised recommendations