Abstract
This paper proposes a new solution for the diagnosis of faults into embedded RAMs, currently under evaluation within STMicroelectronics. The proposed scheme uses dedicated circuitry embedded in a BIST wrapper, and an ATE test program to schedule the data extraction flow and to analyze the gathered information. Testing is performed exploiting a standard IEEE 1149.1 TAP, which allows the access to multiple memory cores with a P1500 compliant solution. The approach aims at implementing a low-cost solution to diagnose embedded RAMs with the goal to minimize the ATE costs and the time required to extract the diagnostic information. In our approach, the ATE drives the diagnostic scheme and performs the classification of faults, allowing the adoption of low-cost equipments. The proposed solution allows a scalable extraction of test data, whose amount is proportional to the available testing time. In order to accelerate fault classification, image processing techniques have been applied. The Hough transform has been adopted to analyze the bitmap representing the faulty cells. Experimental results show the advantages of the proposed approach in terms of time required to complete the diagnostic process.
Similar content being viewed by others
References
D. Appello, F. Corno, M. Giovinetto, M. Rebaudengo, and M. Sonza Reorda, “A P1500 Compliant Architecture for BIST-Based Diagnosis of Embedded RAMs,” in Proc. IEEE Asian Test Symposium, 2001, pp. 97-102.
T. Bergfeld, D. Niggemeyer, and E. Rudnick, “Diagnostic Testing of Embedded Memories Using BIST,” in Proc. IEEE Conference on Design, Automation and Test in Europe, 2000, pp. 305-309.
R. David and A. Fuentes, “Fault Diagnosis of RAM's from Random Testing Experiments,” IEEE Transactions on Computer, vol. 39, no. 2, pp. 220-229, 1990.
C. Derek, W. Pao, and Hon F. Li, “Shapes Recognition Using Straight Line Hough Transform: Theory and Generalization,” IEEE Transactions on Pattern Analysis and Machine Intelligence, vol. 14, no. 11, pp. 1076-1089, 1992.
M. Gharavi-Alkhansari, “A Fast Globally Optimal Algorithm for Template Matching Using Low-Resolution Pruning,” IEEE Transactions on Image Processing, vol. 10, no. 4, pp. 526-533, 2001.
C.-T. Huang, J.-R. Huang, C.-F.Wu, C.-W. Wu, and T.-Y. Chang, “A Programmable BIST Core for Embedded DRAM,” IEEE Design and Test of Computers, vol. 16, no. 1, pp. 59-70, 1999.
J. Illingworth and J. Kittler, “The Adaptive Hough Transform, IEEE Transactions on Pattern Analysis and Machine Intelligence,” vol. PAMI-9, no. 5, pp. 690-698, 1987.
H. Kim, Y. Zorian, G. Komoriya, H. Pham, F. Higgins, and J. Lewandowski, “Built-In Self-Repair for Embedded High Density SRAM,” in Proc. IEEE International Test Conference, 1998, pp. 1112-1119.
J.-F. Lu and C.-W. Wu, “Memory Fault Diagnosis by Sindrome Compression,” in Proc. IEEE Design, Automation and Test in Europe, 2001, pp. 97-101.
E.J. Marinissen, Y. Zorian, R. Kapur, T. Taylor, and L. Whetsel, “Towards a Standard for Embedded Core Test: An Example,” in Proc. IEEE International Test Conference, 1999, pp. 616-627.
E. Nelson, J. Dreibelbis, and R. McConnell, “Test and Repair of Large Embedded DRAMS: Part 2,” in Proc. IEEE International Test Conference, 2001, pp. 173-181.
L. Shen and B. Cockburn, “An Optimal March Test for Locating Faults in DRAMs,” in Proc. IEEE International Workshop on Memory Testing, 1993, pp. 61-66.
R. Treuer and V. Agarwal, “Built-In Self Diagnosis for Repairable Embedded RAMs,” IEEE Design and Test of Computers, vol. 10, no. 2, pp. 24-33, 1993.
C.-F.Wu, C.-T. Huang, C.W.Wang, K.-L. Cheng, and C.-W.Wu, “Error Catch and Analysis for Semiconductor Memories Using March Tests,” in Proc. IEEE/ACM International Conference on Computer Aided Design, 2000, pp. 468-471.
V.N. Yarmolik, Y.V. Klimets, A.J. van de Goor, and S.N. Demidenko, “RAM Diagnostic Tests,” in Proc. IEEE International Workshop on Memory Technology, Design and Testing, 1996, pp. 100-102.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Appello, D., Fudoli, A., Tancorre, V. et al. A BIST-based Solution for the Diagnosis of Embedded Memories Adopting Image Processing Techniques. Journal of Electronic Testing 20, 79–87 (2004). https://doi.org/10.1023/B:JETT.0000009315.57771.94
Issue Date:
DOI: https://doi.org/10.1023/B:JETT.0000009315.57771.94