Abstract
According to the International Roadmap for Devices and Systems, gate-all-around (GAA, also known as a surrounding gate) metal–oxide–semiconductor field-effect transistor (MOSFET) will be the main device in integrated circuits (ICs). Lateral GAA (LGAA) MOSFETs have been applied in CMOS logic circuits from a 3-nm technology node. However, further shrinkage of the contacted gate pitch is difficult owing to the physics and processing limitations. Three-dimensional (3D) stacking of chips or wafers is therefore widely studied for high integration. However, the device distance between stacked chips or wafers is rarely less than 10 µm, which is too long considering the electrical resistance and transfer delay, especially for logic circuits. Complementary field-effect transistors are currently a widely used 3D logic device; however, a compatible process is required for the heterostructures. The authors previously developed a fabrication process for symmetric-source/drain vertical GAA (referred to as ultimate VGAA, UVGAA) MOSFET for the first time; a novel architectural 3D IC with stacking UVGAA-based devices (CMOS and/or SRAM) in the vertical direction was also developed. In this perspective, a fabrication process for stacked LGAA (SLGAA) MOSFETs in the vertical direction is proposed for the first time and a high integration 3D logic IC based on SLGAA MOSFETs is also developed. These novel 3D architectures lay the foundations for next-generation ICs.
Article PDF
Similar content being viewed by others
Avoid common mistakes on your manuscript.
Data Availability
All data generated or analysed during this study are included in this published article.
References
Takato H, Sunouchi K, Okabe N, Nitayama A, Hieda K, Horiguchi F, Masuoka F (1988) High Performance CMOS Surrounding Gate Transistor (SGT) for Ultra High-Density LSIs. 1988 IEEE Int Electron Devices Meet (IEDM). https://doi.org/10.1109/IEDM.1988.32796
Auth CP, Plummer JD (1996) Vertical, Fully-depleted, Surrounding Gate MOSFETs on Sub-0.1μm Thick Silicon Pillars. 1996 54th Annual Device Research Conference Digest. https://doi.org/10.1109/DRC.1996.546333
Endoh T, Nakamura T, Masuoka F (1997) An Accurate Model of Fully-depleted Surrounding Gate Transistor (FD-SGT). IEICE Trans Electron 80:7
Schmidt V, Riel H, Senz S, Karg S, Riess W, Gösele U (2006) Realization of a Silicon Nanowire Vertical Surround-Gate Field-Effect Transistor. Small 2:85
Goldberger J, Hochbaum AI, Fan R, Yang P (2006) Silicon Vertically Integrated Nanowire Field Effect Transistors. Nano Lett 6:973
Suk SD et al (2005) High Performance 5nm Radius Twin Silicon Nanowire MOSFET(TSNWFET): Fabrication on Bulk Si Wafer, Characteristics, and Reliability. 2005 IEEE Int Electron Devices Meet (IEDM). https://doi.org/10.1109/IEDM.2005.1609453
Singh N et al (2006) High-Performance Fully Depleted Silicon Nanowire (Diameter ≤ 5 nm) Gate-All-Around CMOS Devices. IEEE Electron Device Lett 27:383
Tian Y, Huang R, Wang Y, Zhuge J, Wang R, Liu J, Zhang X, Wang Y (2007) New Self-Aligned Silicon Nanowire Transistors on Bulk Substrate Fabricated by Epi-Free Compatible CMOS Technology: Process Integration, Experimental Characterization of Carrier Transport and Low Frequency noise. 2007 IEEE Int Electron Devices Meet (IEDM). https://doi.org/10.1109/IEDM.2007.4419094
Pott V, Moselund KE, Bouvet D, Michielis LD, Ionescu AM (2008) Fabrication and Characterization of Gate-All-Around Silicon Nanowires on Bulk Silicon. IEEE Trans Nanotechnol 7:733
Pouydebasque A et al (2008) High-Performance High-K/Metal Planar Self-Aligned Gate-All-Around CMOS Devices. IEEE Trans Nanotechnol 7:551
Endoh T, Koike H, Ikeda S, Hanyu T, Ohno H (2016) An Overview of Nonvolatile Emerging Memories - Spintronics for Working Memories. IEEE J Emerg Sel Top Circuits Syst 6:109
Ye S (2022) Magnetoelectric switching energy of antiferromagnetic Cr2O3 used for spintronics logic devices and memory. Phys Status Solidi Rapid Res Lett 16:2100396
Ye S, Shiokawa Y, Pati SP, Sahashi M (2020) Parasitic Magnetism in Magnetoelectric Antiferromagnet. ACS Appl Mater Interfaces 12:29971–29978
Lee KW, Noriki A, Kiyoyama K, Fukushima T, Tanaka T, Koyanagi M (2011) Three-Dimensional Hybrid Integration Technology of CMOS, MEMS, and Photonics Circuits for Optoelectronic Heterogeneous Integrated Systems. IEEE Trans Electron Devices 58:748
Ohba T, Kim YS, Mizushima Y, Maeda N, Fujimoto K, Kodama S (2015) Review of Wafer-Level Three-Dimensional Integration (3DI) using Bumpless Interconnects for Tera-Scale Generation. IEICE Electron Expr. https://doi.org/10.1587/elex.12.20150002
Elsherbini AA, Liff SM, Swan JM (2019) Heterogeneous Integration Using Omni-Directional Interconnect Packaging. 2019 IEEE Int Electron Devices Meet (IEDM). https://doi.org/10.1109/IEDM19573.2019.8993659
Melamed S, Imura F, Nakagawa H, Kikuchi K, Hagimoto M, Matsumoto Y, Aoyagi M (2019) Cool Interconnect: A 1024-bit Wide Bus for Chip-to-Chip Communications in 3-D Integrated Circuits. IEEE Trans Compon Packaging Manuf Technol 9:525
Ryckaert J et al (2018) The Complementary FET (CFET) for CMOS Scaling Beyond N3. 2018 IEEE Symp VLSI Technol. https://doi.org/10.1109/VLSIT.2018.8510618
Rachmady W et al (2019) 300mm Heterogeneous 3D Integration of Record Performance Layer Transfer Germanium PMOS with Silicon NMOS for Low Power High Performance Logic Applications. 2019 IEEE Int Electron Devices Meet (IEDM). https://doi.org/10.1109/IEDM19573.2019.8993626
Chau R (2019) Process and Packaging Innovations for Moore’s Law Continuation and Beyond. 2019 IEEE Int Electron Devices Meet (IEDM). https://doi.org/10.1109/IEDM19573.2019.8993462
Arimura H et al (2021) Dipole-First Gate Stack as a Scalable and Thermal Budget Flexible Multi-Vt Solution for Nanosheet/CFET Devices. 2021 IEEE Int Electron Devices Meet (IEDM). No. 13.5
Liebmann L, Smith J, Chanemougame D, Gutwin P (2021) CFET Design Options, Challenges, and Opportunities for 3D Integration. 2021 IEEE Int Electron Devices Meet (IEDM). No. 3.1
Yang B, Buddharaju KD, Teo SH, Singh N, Lo GQ, Kwong DL (2008) Vertical silicon-nanowire formation and gate-all-around MOSFET. IEEE Electron Device Lett 29(7):791–794
Chen ZX, Singh N, Lo GQ, Kwong DL (2011) Realization of Ni Fully Silicided Gate on Vertical Silicon Nanowire MOSFETs for Adjusting Threshold Voltage (VT). IEEE Electron Device Lett 32(11):1495–1497
Larrieu G, Han XL (2013) Vertical Nanowire Array-based Field Effect Transistors for Ultimate Scaling. Nanoscale 5(6):2437–2441
Zhai Y, Mathew L, Rao R, Palard M, Chopra S, Ekerdt JG, Register LF, Banerjee SK (2014) High-Performance Vertical Gate-All-Around Silicon Nanowire FET With High-κ/Metal Gate. IEEE Trans Electron Devices 61(11):3896-3900
Veloso A et al (2016) Junctionless Gate-All-Around Lateral and Vertical Nanowire FETs with Simplified Processing for Advanced Logic and Analog/RF Applications and Scaled SRAM Cells. 2016 IEEE Symp VLSI Technol. https://doi.org/10.1109/VLSIT.2016.7573409
Kim MS et al (2019) 12-EUV Layer Surrounding Gate Transistor (SGT) for Vertical 6-T SRAM: 5-nm-class Technology for Ultra-Density Logic Devices. 2019 IEEE Symp VLSI Technol. https://doi.org/10.23919/VLSIT.2019.8776532
Chen L, Cai F, Otuonye U, Lu WD (2016) Vertical Ge/Si Core/Shell Nanowire Junctionless Transistor. Nano Lett 16:420–426
Sato S, Kakushima K, Ohmori K, Natori K, Yamada K, Iwai H (2011) Electrical Characteristics of Asymmetrical Silicon Nanowire Field-effect Transistors. Appl Phys Lett 99:223518
Lee JH, Han JW, Yu CG, Park JT (2015) Effect of Source and Drain Asymmetry on Hot Carrier Degradation in Vertical Nanowire MOSFETs. Microelectron Reliab 55:1456–1459
Ryu M, Bien F, Kim Y (2016) Optimal Inverter Logic Gate Using 10-nm Double Gate-all-around (DGAA) Transistor with Asymmetric Channel Width. AIP Adv 6:015311
Ye S, Yamabe K, Endoh T (2021) Ultimate vertical gate-all-around metal–oxide–semiconductor field-effect transistor and its three-dimensional integrated circuits. Mater Sci Semicond Process 134:106046
Ye S, Endoh T, Yamabe K. Japan patents: JP2021–005396, JP2021–078190; PCT patent: PCT/JP2021/042862
Jagannathan H et al (2021) Vertical-Transport Nanosheet Technology for CMOS Scaling beyond Lateral-Transport Devices. 2021 IEEE Int Electron Devices Meet (IEDM). No. 26.1
Ng RMY, Wang T, Liu F, Zuo X, He J, Chan M (2009) Vertically Stacked Silicon Nanowire Transistors Fabricated by Inductive Plasma Etching and Stress-Limited Oxidation. IEEE Electron Device Lett 30(5):520–522
Dupre’ C et al (2008) 3D Nanowire Gate-all-around Transistors: Specific Integration and Electrical Features. Solid-State Electron 52:519–525
Mertens H et al (2016) Vertically Stacked Gate-All-Around Si Nanowire CMOS Transistors with Dual Work Function Metal Gates. 2016 IEEE Int Electron Devices Meet (IEDM). https://doi.org/10.1109/IEDM.2016.7838456
Barraud S et al (2016) Vertically Stacked-NanoWires MOSFETs in a Replacement Metal Gate Process with Inner Spacer and SiGe Source/Drain. 2016 IEEE Int Electron Devices Meet (IEDM). https://doi.org/10.1109/IEDM.2016.7838441
Loubet N et al (2017) Stacked Nanosheet Gate-All-Around Transistor to Enable Scaling Beyond FinFET. 2017 Symp VLSI Technol. https://doi.org/10.23919/VLSIT.2017.7998183
Tsai MJ, Peng KH, Sun CJ, Yan SC, Hsu CC, Lin YR, Lin YH, Wu YC (2019) Fabrication and Characterization of Stacked Poly-Si Nanosheet with Gate-All-Around and Multi-Gate Junctionless Field Effect Transistors. IEEE J Electron Devices Soc 7:1133
Ryu D, Kim M, Kim S, Choi Y, Yu J, Lee JH, Park BG (2020) Design and Optimization of Triple-k Spacer Structure in Two-Stack Nanosheet FET From OFF-State Leakage Perspective. IEEE Trans Electron Devices 67:1317
Weckx P et al (2017) Stacked Nanosheet Fork Architecture for SRAM Design and Device Co-optimization Toward 3nm. 2017 IEEE Int Electron Devices Meet (IEDM). https://doi.org/10.1109/IEDM.2017.8268430
Bae G et al (2018) 3nm GAA Technology featuring Multi-Bridge-Channel FET for Low Power and High Performance Applications. 2018 IEEE Int Electron Devices Meet (IEDM). https://doi.org/10.1109/IEDM.2018.8614629
Hsueh, F. K. et al. Monolithic 3D SRAM-CIM Macro Fabricated with BEOL Gate-All-Around MOSFETs. 2019 IEEE International Electron Devices Meeting (IEDM). 2019, https://doi.org/10.1109/IEDM19573.2019.8993628.
Agrawal A et al (2020) Gate-All-Around Strained Si0.4Ge0.6 Nanosheet PMOS on Strain Relaxed Buffer for High Performance Low Power Logic Application. 2020 IEEE Int Electron Devices Meet (IEDM). No. 2.2
Mochizuki S et al (2020) Stacked Gate-All-Around Nanosheet pFET with Highly Compressive Strained Si1-xGex Channel. 2020 IEEE Int Electron Devices Meet (IEDM). No. 2.3
Liu Y et al (2021) First Highly Stacked Ge0.95Si0.05 nGAAFETs with Record ION = 110 μA (4100 μA/μm) at VOV=VDS=0.5V and High Gm,max = 340 μS (13000 μS/μm) at VDS=0.5V by Wet Etching. 2021 Symp VLSI Technol. T15–2
Bhuiyan M et al (2021) Gate-Last I/O Transistors based on Stacked Gate-All-Around Nanosheet Architecture for Advanced Logic Technologies. 2021 IEEE Int Electron Devices Meet (IEDM). No. 26.5
Ye S, Endoh T (2019) Edge Effect in the Oxidation of Three-dimensional Nano-structured Silicon. Mater Sci Semicond Process 93:266–273
Ye S, Yamabe K, Endoh T (2019) Oxidation-induced Stress in Si Nanopillars. J Mater Sci 54:11117–11126
Ye S, Yamabe K, Endoh T (2019) Variance Reduction during the Fabrication of Sub-20 nm Si Cylindrical Nanopillars for Vertical Gate-All-Around Metal-Oxide-Semiconductor Field-Effect Transistors. ACS Omega 4:21115–21121
Ye S, Yamabe K, Endoh T (2020) Low-density Oxide Grown Thermally on Sidewall of Si Nanopillars. Mater Lett 258:126780, 1–3
Ye S, Yamabe K, Endoh T (2021) Oxidation of Silicon Nanopillars. J Phys Chem C 125:8853–8861
Ye S, Yamabe K, Endoh T (2021) Precise fabrication of uniform sub-10-nm-diameter cylindrical silicon nanopillars via oxidation control. Scripta Mater 198:113818, 1–5
Tanaka H et al (2007) Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory. 2007 IEEE Symp VLSI Technol. https://doi.org/10.1109/VLSIT.2007.4339708
Fukuzumi Y et al (2007) Optimal Integration and Characteristics of Vertical Array Devices for Ultra-High Density, Bit-Cost Scalable Flash Memory. 2007 IEEE Int Electron Devices Meet (IEDM). https://doi.org/10.1109/IEDM.2007.4418970
Jiang J et al (2009) Vertical Cell Array using TCAT (Terabit Cell Array Transistor) Technology for Ultra High Density NAND Flash Memory. 2009 Symp VLSI Technol. https://ieeexplore.ieee.org/document/5200595
Colinge JP et al (2010) Nanowire Transistors without Junctions. Nature Nanotech 5:225–229
Ramesh S et al (2016) Top-down InGaAs Nanowire and Fin Vertical FETs with Record Performance. 2016 IEEE Symp VLSI Technol. https://doi.org/10.1109/VLSIT.2016.7573419
Zhao X, Heidelberger C, Fitzgerald EA, Lu W, Vardi A, del Alamo JA (2017) Sub-10 nm Diameter InGaAs Vertical Nanowire MOSFETs. 2017 IEEE Int Electron Devices Meet (IEDM). https://doi.org/10.1109/IEDM.2017.8268407
Jönsson A, Svensson J, Wernersson L (2018) Balanced Drive Currents in 10–20 nm Diameter Nanowire All-III-V CMOS on Si. 2018 IEEE Int Electron Devices Meet (IEDM). https://doi.org/10.1109/IEDM.2018.8614685
Son DH et al (2020) Effects of Contact Potential and Sidewall Surface Plane on the Performance of GaN Vertical Nanowire MOSFETs for Low-Voltage Operation. IEEE Trans Electron Devices 67:1547
Liu M, Scholz S, Hardtdegen A, Bae JH, Hartmann JM, Knoch J, Grützmacher D, Buca D, Zhao QT (2020) Vertical Ge Gate-All-Around Nanowire pMOSFETs With a Diameter Down to 20 nm. IEEE Electron Device Lett 41:533
Vasen T et al (2016) InAs Nanowire GAA n-MOSFETs with 12–15 nm Diameter. 2016 IEEE Symp VLSI Technol. https://doi.org/10.1109/VLSIT.2016.7573417
Witters L et al (2017) Strained Germanium Gate-All-Around pMOS Device Demonstration Using Selective Wire Release Etch Prior to Replacement Metal Gate Deposition. IEEE Trans Electron Devices 64:4587
van Dal MJH et al (2018) Ge CMOS Gate Stack and Contact Development for Vertically Stacked Lateral Nanowire FETs. 2018 IEEE Int Electron Devices Meet (IEDM). https://doi.org/10.1109/IEDM.2018.8614577
Tu CT, Huang YS, Lu FL, Liu HH, Lin CY, Liu YC, Liu CW (2019) First Vertically Stacked Tensily Strained Ge0.98Si0.02 nGAAFETs with No Parasitic Channel and LG = 40 nm Featuring Record ION = 48 μA at VOV=VDS=0.5V and Record Gm,max(μS/μm)/SSSAT(mV/dec) = 8.3 at VDS=0.5V. 2019 IEEE Int Electron Devices Meet (IEDM). https://doi.org/10.1109/IEDM19573.2019.8993537
Acknowledgements
S. Ye. profoundly thanks Profs. Tetsuo ENDOH and Masashi SAHASHI of Tohoku University, Japan, for their kind support during Ye’s study (2015-2022) in Tohoku University.
Funding
This work is supported by support from the National Youth Talents Program of China, and the National Natural Science Foundation of China (grant number 62274012).
Author information
Authors and Affiliations
Contributions
Shujun Ye designed the concept, wrote the initial manuscript; Liwei Liu, Yuanxiao Ma, and Yeliang Wang revised the manuscript; all authors discussed the manuscript.
Corresponding authors
Ethics declarations
Competing Interests
The authors declare no competing interests.
Ethics Approval
Not Applicable.
Consent to Participate
Not Applicable.
Consent for Publication
The authors declare that the figures and tables used in this paper are original and are not published anywhere.
Conflict of Interest
The authors declare that they have no conflict of interest.
Additional information
Publisher's Note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
Rights and permissions
Open Access This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons licence, and indicate if changes were made. The images or other third party material in this article are included in the article's Creative Commons licence, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons licence and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this licence, visit http://creativecommons.org/licenses/by/4.0/.
About this article
Cite this article
Ye, S., Liu, L., Ma, Y. et al. Stacked Lateral Gate-All-Around Metal–Oxide–Semiconductor Field-Effect Transistors and Their Three-Dimensional Integrated Circuits. Silicon 15, 2467–2478 (2023). https://doi.org/10.1007/s12633-022-02190-9
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s12633-022-02190-9