Abstract
The number of the dummy via can significantly affect the interconnect average temperature. This paper explores the modeling of the interconnect average temperature in the presence of multiple dummy vias. The proposed model incorporates the multi-via effect into the effective thermal conductivity of the interlayer dielectric (ILD) to obtain accurate results. Using different ILDs, the multi-via effect is analyzed and discussed. Also, the extended applications of the multi-via effect are presented in this paper to obtain the minimum interconnect average temperature increase with a given via separation or number. This study suggests that the multi-via effect should be accounted for in integrated circuits design to optimize the performance and design accuracy of integrated circuits.
Article PDF
Similar content being viewed by others
Avoid common mistakes on your manuscript.
References
Subrina S, Kotchetkov D, Balandin A A. Heat removal in silicon-on-insulator integrated circuits with graphene lateral heat spreaders. IEEE Electron Device Lett, 2009, 30: 1281–1283
Wang Z, Dong G, Yang Y T, et al. Crosstalk noise voltage of coupling RC interconnect with temperature distribution. Chinese J Electron, 2010, 19: 43–47
Wang Z, Dong G, Yang Y T, et al. Study on clock skew of unsymmetrical RLC interconnect tree with temperature distribution (in Chinese). Acta Phys Sin, 2010, 59: 5646–5651
Sundaresan K, Mahapatra N R. An analysis of timing violations due to spatially distributed thermal effects in global wires. In: Levitan P S, Fix L, eds. Proceedings of ACM/IEEE DAC, 2007 June 4–8, San Diego. New York: Association for Computing Machinery Press, 2007. 515–520
Im S, Banerjee K. Full chip thermal analysis of planar (2-D) and vertically integrated (3-D) high performance ICs. In: Marek J, Illing M, eds. IEEE Int Electron Devices Meeting, 2000 Dec 10–13, San Francisco. Hong Kong: The University of Hong Kong Press, 2001. 727–730
Ni M, Memik S O. Self-heating-aware optimal wire sizing under Elmore delay model. In: Lauwereins R, Madsen J, eds. Design, Automation & Test in Europe Conference & Exhibition, 2007 April 16–20, Nice. France: Springer-Verlag, 2007. 1–6
Datta B, Burleson W P. Low power on-chip thermal sensors based on wires. In: Mooney V, Zhao L, Hasler P, eds. IFIP Int Conf on Very Large Scale Integration, 2007 Oct 15–17, Atlanta. New York: Springer-Verlag, 2008. 258–263
Che F X, Zhang X, Zhu W H, et al. Reliability evaluation for copper/low-k structures based on experimental and numerical methods. IEEE Trans Dev Mater Relia, 2008, 8: 455–463
Talanov V V, Schwartz A R. Near-field scanning microwave microscope for interline capacitance characterization of nanelectronics interconnect. IEEE Trans Micro Theory Tech, 2009, 57: 1224–1229
Zhu Z M, Li R, Hao B T, et al. A novel analytical thermal model for multilevel nano-scale interconnects considering the via effect. Chin Phys B, 2009, 18: 4995–5000
Wang N L, Zhou R D. A novel analytical thermal model for temperature estimation of multilevel ULSI interconnects. In: Huang R, Yu M, Juin J L, eds. Int Conf on Solid-State and Integrated Circuits Technology, 2004 Oct 18–21, Beijing, China. Beijing: Institute of Electrical and Electronics Engineers Press, 2005. 1088–1091
Chiang T Y, Banerjee K, Saraswat K C. Compact modeling and spice-based simulation for electrothermal analysis of multilevel ULSI interconnects. In: Hassoun S, Gielen G, Pedram M, eds. Proc Int Conf on Computer-Aided Design, 2001 Nov 4–8, San Jose. New York: Institute of Electrical and Electronics Engineers Press, 2002. 165–172
Zhu Z M, Hao B T, Qian L B, et al. A compact interconnect temperature distribution model considering the via effect and the heat fringing effect (in Chinese). Acta Phys Sin, 2009, 58: 7130–7135
Ajami A H, Banerjee K, Pedram M. Modeling and analysis of nonuniform substrate temperature effects on global ULSI Interconnects. IEEE Trans Computer-Aided Design of Integrated Circuits and Systems, 2005, 24: 849–861
Chiang T Y, Shieh B, Saraswat K C. Impact of Joule Heating on Scaling of Deep Sub-Micron Cu/ow-k Interconnects. In: Taur Y, Maeguchi K, eds. IEEE Int Symp VLSI Technology, 2002 June 11–13, Honolulu. Gaithersburg: Widerkehr and Associates Press, 2002. 38–39
ESIA, JEITA, KSIA, et al. International technology roadmap for semiconductors. Technical Report, ITRS for Semiconductors 2007 edition: Interconnect, the ITRS Organization. 2007
Author information
Authors and Affiliations
Corresponding author
Additional information
This article is published with open access at Springerlink.com
Rights and permissions
This article is published under an open access license. Please check the 'Copyright Information' section either on this page or in the PDF for details of this license and what re-use is permitted. If your intended use exceeds what is permitted by the license or if you are unable to locate the licence and re-use information, please contact the Rights and Permissions team.
About this article
Cite this article
Wang, Z., Dong, G., Yang, Y. et al. Effect of dummy vias on interconnect temperature variation. Chin. Sci. Bull. 56, 2286–2290 (2011). https://doi.org/10.1007/s11434-011-4414-2
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11434-011-4414-2