Abstract
In this paper, a three-dimensional (3-D) analytical model for short-channel effects (SCEs) in a nanoscale triple-gate (TG) FinFET is derived based on solving a boundary value problem using the 3-D Poisson’s equation. This model is validated using 3-D numerical simulations (TCAD Sentaurus). Results show that SCEs in a TG FinFET can be controlled by reducing either the fin thickness (D) or height (H). On the other hand, when fixing the drive capability of turn-on current, i.e. fixing the total width of the conductive channel, and changing the ratio of D and H, there exists a case where SCEs are worst, and SCEs can be reduced by either increasing or decreasing the ratio from the worst case. This SCEs model can be used to predict the minimum channel length (L min) of a device when D, H, and t ox are fixed, while keeping SCEs at a tolerable level. Based on the analytical model, the insights into the physics of SCEs in nanoscale TG FinFET are discussed, and design considerations are investigated.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Kawasaki H, Basker V S, Yamashita T, et al. Challenges and solutions of FinFET integration in an SRAM cell and a logic circuit for 22 nm node and beyond. In: IEEE International Electron Devices Meeting, Baltimore, 2009. 289–292
Wang Y Y, Zhang X, Liu X Y, et al. Novel devices and process for 32 nm CMOS technology and beyond. Sci China Ser F-Inf Sci, 2008, 51: 743–755
Thean A V Y, Shi Z H, Mathew L, et al. Performance and variability comparisons between multi-gate FETs and planar SOI transistors. In: EEE International Electron Devices Meeting, San Francisco, 2006. 630–633
Song J, Yuan Y, Yu B, et al. Compact modeling of experimental n- and p-Channel FinFETs. IEEE Trans Electron Dev, 2010, 57: 1369–1374
Ferain I, Colinge C A, Colinge J R. Multigate transistors as the future of classical metal-oxide-semiconductor field-effect transistors. Nature, 2011, 479: 310–316
Yau L D. A simple theory to predict the threshold voltage of short channel IGFETs. Solid-State Electron, 1974, 17: 1059–1063
Nguyen T N. Small-geometry MOS transistors: physics and modeling of surface-and buried-channel MOSFETs. Dissertation for Doctoral Degree. Stanford University, 1984
Nguyen T N, Plummer J D. Physical mechanisms responsible for short channel effects in MOS devices. In: IEEE International Electron Devices Meeting, Washington, 1981. 596–599
Liu Z H, Hu C M, Huang J H, et al. Threshold voltage model for deep-submicrometer MOSFETs. IEEE Trans Electron Dev, 1993, 40: 86–95
Xie Q, Xu J, Ren T L, et al. 2D analytical model for SCEs in MOSFETs with high-K gate dielectric. Semicond Sci Technol, 2010, 25: 035012
Xie Q, Xu J, Taur Y. Review and critique of analytic models of MOSFET short-channel effects in sub-threshold. IEEE Trans Electron Dev, 2012, 59: 1569–1579
Frank D J, Taur Y, Wong H S P. Generalized scale length for two-dimensional effects in MOSFETs. IEEE Electron Dev Lett, 1998, 19: 385–387
Liang X P, Taur Y. A 2-D analytical solution for SCEs in DG MOSFETs. IEEE Trans Electron Dev, 2004, 51: 1385–1391
Lemme M C, Mollenhauer T, Henschel W, et al. Subthreshold behavior of triple-gate MOSFETs on SOI Material. Solid State Electron, 2004, 48: 529–534
Xie Q, Xu J. Analysis of SCEs in nanoscale FinFET with high-K gate dielectric. In: Silicon Nanoelectronics Workshop, Honolulu, 2010: 1–2
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Xie, Q., Liang, R., Wang, J. et al. Nanoscale triple-gate FinFET design considerations based on an analytical model of short-channel effects. Sci. China Inf. Sci. 57, 1–7 (2014). https://doi.org/10.1007/s11432-013-4950-2
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11432-013-4950-2