Abstract
For mixed-signal cores on System-on-a-Chip (SoC) platforms, the current methodology in test development is to use special test modes for block isolation such that mixed-signal cores are accessible from the chip boundary through a well-defined interface. Since the access mechanism to the core is preserved, this method facilitates fast test development when the core is re-used on another SoC. In order to obtain the shortest per-device test times on low-cost test platforms, we explore the option of operating the SoC in its designed functional mode where all on-chip resources are fully available for test support. We demonstrate this new method for a microcontroller with embedded ADCs. For high-volume products, the ultimate target is to minimize test costs by maximizing the efficiency of testing multiple devices in parallel on one tester. We demonstrate two benefits of testing in a functional mode that increases parallel test efficiency: (1) Simultaneous testing of multiple on-chip cores, and (2) On-chip post-processing to reduce the amount of test data.
Similar content being viewed by others
Notes
ASCII: American Standard Code for Information Interchange.
References
Chakrabarty K (2005) Low-cost modular testing and test resource partitioning for SOCs. IEE Proc, Comput Digit Tech 152(3):427–441
Erdogan ES, Ozev S (2007) An ADC-BiST scheme using sequential code analysis. In: Proc. DATE, conf. on design, automation and test in Europe, pp 1–6
Garcia R (2003) Redefining cost of test in an SOC world. In: EE-Evaluation engineering. Nelson, Jonesville. http://archive.evaluationengineering.com/archive/articles/0603ic.htm
Kramer R (2005) Test throughput for mixed-signal devices. IEEE Instrum Meas Mag 8:12–15
Kramer R, Proskauer D (2005) ATE implementations for multisite device test. In: EE-Evaluation engineering. Nelson, Jonesville. http://archive.evaluationengineering.com/archive/articles/0705/0705ate_implementations.asp
Kundu S, Mak TM, Galivanche R (2004) Trends in manufacturing test methods and their implications. In: Proc. ITC, int. test conf., pp 679–687
Lee K-J, Chu C-Y, Hong Y-T (2005) An embedded processor based SOC test platform. In: Proc. ISCAS, int. symp. on circuits and systems, pp 2983–2986
Nikila K, Parekhji RA (2004) DFT for test optimisations in a complex mixed-signal SOC—case study on TI’s TNETD7300 ADSL modem device. In: Proc ITC, int. test conf., pp 773–782
Teradyne Inc (2007) Teradyne showcases J750Ex and UltraFLEX at SEMICON China. In: Press release, 19 March 2007
Test Technology Technical Committee (2001) Standard test access port and boundary-scan architecture. In: IEEE Std. 1149.1. IEEE Computer Society, Piscataway
Test Technology Technical Committee (2005) Standard for embedded core test (SECT). In: IEEE Std. 1500. IEEE Computer Society, Piscataway
Zivkovic V, Schat J, Seuren G, van der Heyden F (2006) A generic infrastructure for testing SoC’s with mixed-signal/RF modules. In: Proc. IMSTW, int. mixed-signals testing workshop, Edinburgh, UK, 23–26 June 2006
Acknowledgments
Part of this work has been funded within the MAYA project under label 01M3172A by the German Ministry of Education and Research (BMBF).
Author information
Authors and Affiliations
Corresponding author
Additional information
Responsible Editor: C. Metra
Rights and permissions
About this article
Cite this article
Wegener, C., Mattes, H., Kirmser, S. et al. Utilizing On-chip Resources for Testing Embedded Mixed-signal Cores. J Electron Test 25, 301–308 (2009). https://doi.org/10.1007/s10836-009-5118-2
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10836-009-5118-2