Skip to main content
SpringerLink
Log in

Magnetic nonvolatile flip-flops with spin-Hall assistance for power gating in ternary systems

  • Published:
Journal of Computational Electronics Aims and scope Submit manuscript

Abstract

In this paper, two ternary nonvolatile magnetic flip-flops are proposed to provide power gating in ternary systems. The proposed designs sequence ternary data in ternary data paths in their normal function. Furthermore, they can backup and restore the data of a ternary system before and after power gating. The proposed designs rely on assistance from the spin-Hall effect for the data backup operation, which eliminates the incubation delay. This method also needs no extra supply voltages higher than the nominal voltage of the technology. Furthermore, sub-10-nm gate-all-around carbon nanotube field-effect transistors (GAA-CNTFETs) are utilized to design the flip-flops and the required control switches. In the proposed ternary flip-flops, dual flat-band voltages are used for the GAA-CNTFET to determine the required switching thresholds, which is more feasible than the use of different diameters for the nanotubes. It is notable that the contention-free write operation and the disturbance-free read operation of the proposed design enhance its performance and robustness. Monte Carlo simulations certify the correct function and acceptable robustness of the proposed designs in the presence of various process variations.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6

Similar content being viewed by others

References

  1. Guduri, M., Dwivedi, A.K., Majumder, S., Islam, A.: An efficient circuit-level power reduction technique for ultralow power applications. Microsyst. Technol. 25(5), 1689–1697 (2019)

    Article  Google Scholar 

  2. Seo, Y., Fong, X., Roy, K.: Fast and disturb-free nonvolatile flip-flop using complementary polarizer MTJ. IEEE Trans. Very Large Scale Integr. Syst. 25(4), 1573–1577 (2017)

    Article  Google Scholar 

  3. Kazemi, M., Ipek, E., Friedman, E.G.: Energy-efficient nonvolatile flip-flop with subnanosecond data backup time for fine-grain power gating. IEEE Trans. Circuits Syst. II Express Briefs 62(12), 1154–1158 (2015)

    Article  Google Scholar 

  4. Jaiswal, A., Andrawis, R., Roy, K.: Area-efficient nonvolatile flip-flop based on spin Hall effect. IEEE Magn. Lett. 9, 1–4 (2018)

    Article  Google Scholar 

  5. Vudadha, C., Rajagopalan, S., Dusi, A., Phaneendra, P.S., Srinivas, M.B.: Encoder-based optimization of CNFET-based ternary logic circuits. IEEE Trans. Nanotechnol. 17(2), 299–310 (2018)

    Article  Google Scholar 

  6. Rezaei Khezeli, M., Moaiyeri, M.H., Jalali, A.: “Comparative analysis of simultaneous switching noise effects in MWCNT bundle and Cu power interconnects in CNTFET-based ternary circuits. IEEE Trans. Very Large Scale Integr. Syst. 27(1), 37–46 (2019)

    Article  Google Scholar 

  7. Hamedani, S.G., Moaiyeri, M.H.: Comparative analysis of the crosstalk effects in multilayer graphene nanoribbon and MWCNT interconnects in sub-10 nm technologies. IEEE Trans. Electromagn. Compat. 62(2), 561–570 (2020)

    Article  Google Scholar 

  8. Razi, F., Moaiyeri, M.H., Rajaei, R., Mohammadi, S.: A variation-aware ternary spin-Hall assisted STT-RAM based on hybrid MTJ/GAA-CNTFET Logic. IEEE Trans. Nanotechnol. 18, 598–605 (2019)

    Article  Google Scholar 

  9. Srinivasu, B., Sridharan, K.: A synthesis methodology for ternary logic circuits in emerging device technologies. IEEE Trans. Circuits Syst. I Regul. Pap. 64(8), 2146–2159 (2017)

    Article  Google Scholar 

  10. Bozorgmehr, A., Moaiyeri, M.H., Navi, K., Bagherzadeh, N.: Ultra-efficient fuzzy min/max circuits based on carbon nanotube FETs. IEEE Trans. Fuzzy Syst. 26(2), 1073–1078 (2018)

    Article  Google Scholar 

  11. Vudadha, C., Surya, A., Agrawal, S., Srinivas, M.B.: Synthesis of ternary logic circuits using 2:1 multiplexers. IEEE Trans. Circuits Syst. I Regul. Pap. 65(12), 4313–4325 (2018)

    Article  Google Scholar 

  12. Heo, S., Kim, S., Kim, K., Lee, H., Kim, S.Y., Kim, Y.J., Kim, S.M., Lee, H.I., Lee, S., Kim, K.R., Kang, S.: Ternary full adder using multi-threshold voltage graphene barristors. IEEE Electron. Device Lett. 39(12), 1948–1951 (2018)

    Article  Google Scholar 

  13. Shahrom, E., Hosseini, S.A.: A new low power multiplexer based ternary multiplier using CNTFETs. AEU Int. J. Electron. Commun. 93, 191–207 (2018)

    Article  Google Scholar 

  14. Shih, Y.-C., Lee, C.-F., Chang, Y.-A., Lee, P.-H., Lin, H.-J., Chen, Y.-L., Lin, K.-F., et al.: Logic process compatible 40-nm 16-Mb, embedded perpendicular-MRAM with hybrid-resistance reference, Sub-μA sensing resolution, and 17.5-nS read access time. IEEE J. Solid State Circuits 54(4), 1029–1038 (2019)

    Article  Google Scholar 

  15. Krishna, M.K.G., Roohi, A., Zand, R., DeMara, R.F.: Heterogeneous energy-sparing reconfigurable logic: spin-based storage and CNFET-based multiplexing. IET Circuits Devices Syst. 11(3), 274–279 (2017)

    Article  Google Scholar 

  16. Roohi, A., DeMara, R.F.: NV-clustering: normally-off computing using non-volatile datapaths. IEEE Trans. Comput. 67(7), 949–959 (2018)

    Article  MathSciNet  Google Scholar 

  17. Wang, Z., Zhao, W., Deng, E., Zhang, Y., Klein, J.O.: Magnetic non-volatile flip-flop with spin-Hall assistance. Phys Status Solidi Rapid Res. Lett. 9(6), 375–378 (2015)

    Article  Google Scholar 

  18. Hills, G., Lau, C., Wright, A., Fuller, S., Bishop, M.D., Srimani, T., Kanhaiya, P., et al.: Modern microprocessor built from complementary carbon nanotube transistors. Nature 572(7771), 595–602 (2019)

    Article  Google Scholar 

  19. Liang, J., Chen, L., Han, J., Lombardi, F.: Design and evaluation of multiple valued logic gates using pseudo N-type carbon nanotube FETs. IEEE Trans. Nanotechnol. 13(4), 695–708 (2014)

    Article  Google Scholar 

  20. Moaiyeri, M.H., Razi, F.: “Performance analysis and enhancement of 10-nm GAA CNTFET-based circuits in the presence of CNT-metal contact resistance. J Comput Electron 16(2), 240–252 (2017)

    Article  Google Scholar 

  21. Shuto, Y., Yamamoto, S., Sugahara, S.: Comparative study of power-gating architectures for nonvolatile FinFET-SRAM using spintronics-based retention technology. In: Design, Automation and Test in Europe Conference and Exhibition (DATE), Grenoble, pp. 866–871 (2015)

  22. Lee, C.-S., Pop, E., Franklin, A.D., Haensch, W., Wong, H.-S.: A compact virtual-source model for carbon nanotube FETs in the Sub-10-nm regime—part I: intrinsic elements. IEEE Trans. Electron Devices 62(9), 3061–3069 (2015)

    Article  Google Scholar 

  23. Lee, C.-S., Pop, E., Franklin, A.D., Haensch, W., Wong, H.-S.P.: A compact virtual-source model for carbon nanotube FETs in the Sub-10-nm regime—part II: extrinsic elements, performance assessment, and design optimization. IEEE Trans. Electron Devices 62(9), 30703078 (2015)

    Google Scholar 

  24. “VS-CNFET Model.” [Online]. Available: https://naNo.stanford.edu/stanford-cnfet2-model

  25. Wang, Z., Zhao, W., Deng, E., Klein, J.O., Chappert, C.: Perpendicular-anisotropy magnetic tunnel junction switched by spin-Hall-assisted spin-transfer torque. J. Phys. D Appl. Phys. 48(6), 065001 (2015)

    Article  Google Scholar 

  26. Rajaei, R.: A reliable, low power and nonvolatile MTJ-based flip-flop for advanced nanoelectronics. J. Circuits Syst. Comput. 27(130), 1850205 (2018)

    Article  MathSciNet  Google Scholar 

  27. Ghosh, B., Dey, R., Register, L.F., Banerjee, S.K.: A simulation study of voltage-assisted low-energy switching of a perpendicular anisotropy ferromagnet on a topological insulator. J. Comput. Electron. 16(1), 120–126 (2017)

    Article  Google Scholar 

  28. Wang, Z., Li, Z., Wang, M., Wu, B., Zhu, D., Zhao, W.: Field-free spin–orbit-torque switching of perpendicular magnetization aided by uniaxial shape anisotropy. Nanotechnology 30(37), 375202 (2019)

    Article  Google Scholar 

  29. Wang, M., Cai, W., Zhu, D., Wang, Z., Kan, J., Zhao, Z., Cao, K., Wang, Z., Zhang, Y., Zhang, T., Park, C.: Field-free switching of a perpendicular magnetic tunnel junction through the interplay of spin–orbit and spin-transfer torques. Nat. Electron. 1(11), 582–588 (2018)

    Article  Google Scholar 

  30. Wang, Z., Zhou, H., Wang, M., Cai, W., Zhu, D., Klein, J.O., Zhao, W.: Proposal of toggle spin torques magnetic RAM for ultrafast computing. IEEE Electron. Device Lett. 40(5), 726–729 (2019)

    Article  Google Scholar 

  31. Moaiyeri, M.H., Nasiri, M., Khastoo, N.: An efficient ternary serial adder based on carbon nanotube FETs. Eng. Sci. Technol. Int. J. 19(1), 271–278 (2016)

    Google Scholar 

  32. Rahbari, K., Hosseini, S.A.: Novel ternary D-flip-flap-flop and counter based on successor and predecessor in nanotechnology. AEU Int. J. Electron. Commun. 109, 107–120 (2019)

    Article  Google Scholar 

  33. Moaiyeri, M.H., Doostaregan, A., Navi, K.: Design of energy-efficient and robust ternary circuits for nanotechnology. IET Circuits Devices Syst. 5(4), 285–296 (2011)

    Article  MATH  Google Scholar 

  34. Morsali, M., Moaiyeri, M.H.: NVLCFF: an energy-efficient magnetic nonvolatile level converter flip-flop for ultra-low-power design. Circuits Syst. Signal Process. 39(6), 2841–2859 (2020)

    Article  Google Scholar 

  35. Islam, A., Ranjan, N.S., Krishna Dwivedi, A.: Compact design of an MTJ-based non-volatile CAM cell with read/write operations. Microsyst. Technol, 1–12 (2018)

  36. http://asap.asu.edu/asap

  37. Salahuddin, S., Jiao, H., Kursun, V.: A novel 6T SRAM cell with asymmetrically gate underlap engineered FinFETs for enhanced read data stability and write ability. In: International Symposium on Quality Electronic Design (ISQED) (2013)

  38. Li, J., Augustine, C., Salahuddin, S., Roy, K.: Modeling of failure probability and statistical design of spin-torque transfer magnetic random access memory (STT MRAM) array for yield enhancement. In: Proceedings of 45th Annual Design Automation Conference, pp. 278–283 (2008)

  39. Zhang, Y., Wang, X., Chen, Y.: STT-RAM cell design optimization for persistent and non-persistent error rate reduction: a statistical design view. In: Proceedings of International Conference on Computer Aided Design, pp. 471–477 (2011)

  40. Dorrance, R., Ren, F., Toriyama, Y., Hafez, A.A., Yang, C.-K.K., Markovic, D.: Scalability and design-space analysis of a 1 T-1 MTJ memory cell for STT-RAMs. IEEE Trans. Electron Devices 59(4), 878–887 (2012)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Electrical Engineering, Shahid Beheshti University, G.C., Tehran, 1983963113, Iran

    Ali Asghar Javadi, Mehrdad Morsali & Mohammad Hossein Moaiyeri

Authors
  1. Ali Asghar Javadi
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Mehrdad Morsali
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Mohammad Hossein Moaiyeri
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Mohammad Hossein Moaiyeri.

Ethics declarations

Conflict of interest

The authors declare that they have no conflicts of interest.

Additional information

Publisher’s Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Javadi, A.A., Morsali, M. & Moaiyeri, M.H. Magnetic nonvolatile flip-flops with spin-Hall assistance for power gating in ternary systems. J Comput Electron 19, 1175–1186 (2020). https://doi.org/10.1007/s10825-020-01516-3

Download citation

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10825-020-01516-3

Keywords

Search

Navigation