Abstract
High computational complexity of multimedia applications on the portable devices demands a high speed and energy efficient processing cores. The performance of arithmetic unit within these cores significantly affects the overall performance of the devices. Therefore, this paper presents carry look ahead (CLA) adder based two efficient accuracy reconfigurable (AR) adder designs namely AR-CLA-I and AR-CLA-II. The AR-CLA-I design is developed using 4-bit CLA segments with novel approximate sum generation approach. Whereas, the AR-CLA-II design is developed using a novel complementary logic based CLA segment which utilizes proposed new logic formulation. The proposed AR-CLA designs can be reconfigured to achieve high energy-efficiency at cost of acceptable loss in quality. The synthesis results on TSMC 65nm CMOS technology library show that the proposed AR-CLA-I (AR-CLA-II) provides on average 76.52% (80.62%) and 71.65% (74.16%) less area and energy respectively over the best available CLA based approximate adder. The quality metrics of the proposed AR-CLA adder designs as standalone unit demonstrates significant improvement over the existing approximate adder designs. Finally, Sobel edge detectors (SED) embedded with proposed AR-CLA adders provide 71.89 dB higher PSNR over SED embedded with best known approximate adder.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Akbari O, Kamal M, Afzali-Kusha A, Pedram M (2018) RAP-CLA: a reconfigurable approximate carry look-ahead adder. IEEE Trans Circuits Syst., II, Exp Briefs 65(8):1089–1093
Almurib HA, Kumar TN, Lombardi F (2016) Inexact designs for approximate low power addition by cell replacement. In: Proceedings of Design, Automation & Test in Europe Conference & Exhibition (DATE) 2016. IEEE, pp 660–665
Bahadori M, Kamal M, Afzali-Kusha A, Pedram M, et al. (2016) High-speed and energy-efficient carry skip adder operating under a wide range of supply voltage levels. IEEE Trans Very Large Scale Integr (VLSI) Syst 24(2):421–433
Balasubramanian P, Dang C, Maskell DL, Prasad K (2017) Approximate ripple carry and carry lookahead adders—a comparative analysis. In: Proceedings of 2017 IEEE 30th international conference on microelectronics (MIEL). IEEE, pp 299–304
Benchmark inputs for image processing, http://www.imageprocessingplace.com
Dalloo A, Najafi A, Garcia-Ortiz A (2018) Systematic design of an approximate adder: The optimized lower part constant-OR adder. IEEE Trans Very Large Scale Integr (VLSI) Syst 26(8):1595–1599
dbtcbn65gplusbc0d88 tsmc 65nm cmos library databook
Frustaci F, Perri S, Corsonello P, Alioto M (2019) Energy-quality scalable adders based on nonzeroing bit truncation. IEEE Trans Very Large Scale Integr (VLSI) Syst 27(4):964–968
Garg B, Dutt S, Sharma G (2016) Bit-width-aware constant-delay run-time accuracy programmable adder for error-resilient applications. Microelectron J 50:1–7
Garg B, Sharma G (2017) ACM: an energy-efficient accuracy configurable multiplier for error-resilient applications. J Electron Test 33(4):479–489
Hu J, Qian W (2015) A new approximate adder with low relative error and correct sign calculation. In: Proceedings of Design, Automation & Test in Europe Confere nce & Exhibition. Electronic Design Automation (EDA) Consortium, pp 1449–1454
Jothin R, Vasanthanayaki C (2016) High performance significance approximation error tolerance adder for image processing applications. J Electron Test 32(3):377–383
Kahng A, Kang S (2012) Accuracy-configurable adder for approximate arithmetic designs. In: Proc. of design automation conference (DAC), 2012 49th ACM/EDAC/IEEE, pp 820–825
Liang J, Han J, Lombardi F (2013) New metrics for the reliability of approximate and probabilistic adders. IEEE Trans Comput 62(9):1760–177
Mohanty BK, Patel SK (2014) Area–delay–power efficient carry-select adder. IEEE Trans Circuits Syst., II, Exp Briefs 61(6):418–422
Parhami B (1999) Computer arithmetic. Oxford University Press, Oxford
Rabaey JM, Chandrakasan AP, Nikolic B (2002) Digital integrated circuits, vol 2. Prentice Hall, Englewood Cliffs
Shafique M, Ahmad W, Hafiz R, Henkel J (2015) A low latency generic accuracy configurable adder. In: Proceedings of design automation conference (DAC), 2015 52nd ACM/EDAC/IEEE. IEEE, pp 1–6
Wang Z, Bovik A, Sheikh H, Simoncelli E (2004) Image quality assessment: from error visibility to structural similarity. IEEE Trans Image Process 13(4):600–612
Yang T, Ukezono T, Sato T (2018) A low-power configurable adder for approximate applications. In: Proceedings of 19th international symposium on quality electronic design (ISQED). IEEE, pp 347–352
Author information
Authors and Affiliations
Corresponding author
Additional information
Responsible Editor: S. Sindia
Publisher’s Note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
Rights and permissions
About this article
Cite this article
Patel, S.K., Garg, B. & Rai, S.K. An Efficient Accuracy Reconfigurable CLA Adder Designs Using Complementary Logic. J Electron Test 36, 135–142 (2020). https://doi.org/10.1007/s10836-019-05851-7
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10836-019-05851-7