Abstract
The multimedia applications such as image, audio and video processing allow approximation in computations, provided that, errors are of definite types and have austerities within confined limits, thus exhibiting error-resiliency. An approximate arithmetic circuit can be exploited to avail this error-resiliency for improving energy-efficiency. This paper presents an approximate multiplier that provides higher energy-efficiency at the cost of minor loss of accuracy. The proposed multiplier offers twofold improved performance because of reduced level of gates and curtailed inherent switched capacitances. Further, to achieve variable accuracy, an Accuracy Configurable Multiplier (ACM) algorithm is proposed that provides improved Speed-Power-Area-Accuracy (SPAA) metrics. The proposed ACM enables dynamic accuracy configurability via small error correction logic. Simulation results over accurate 8-bit multiplier indicate 57.37% and 25.17% reduced power and area, respectively. Moreover, accuracy configurability is achieved with only 10.5% and 12.32%, area and power overhead, respectively. Moreover, the proposed multiplier in real applications such as Gaussian smoothing filter attains better SPAA tradeoff over the existing approximate multipliers.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Lu SL (2004) Speeding up processing with approximation circuits. Computer 37(3):67–73
Zhu N, Goh WL, Wang G, Yeo KS (2010) Enhanced low-power high-speed adder for error-tolerant application Proceedings of the international SoC design conference (ISOCC), pp 323–327
Zhu N, Goh WL, Zhang W, Yeo KS, Kong ZH (2010) Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing. In IEEE Transactions on Very Large Scale Integration (VLSI) Systems 18(8):1225– 1229
Kulkarni P, Gupta P, Ercegovac M (2011) Trading accuracy for power with an underdesigned multiplier architecture Proceedings of the 24th international conference on VLSI design (VLSID), pp 346–351
Zhu N, Goh WL, Wang G, Yeo KS (2010) Enhanced low-power high-speed adder for error-tolerant application Proceedings of the international SoC design conference (ISOCC), pp 323–327
Momeni A, Han J, Montuschi P, Lombardi F (2015) Design and analysis of approximate compressors for multiplication. IEEE Trans Comput 64(4):984–994
Verma A, Brisk P, Ienne P (2008) Variable latency speculative addition: A new paradigm for arithmetic circuit design Proceedings of design, automation and test in Europe (DATE), pp 1250–1255
Kahng A, Kang S (2012) Accuracy-configurable adder for approximate arithmetic designs Proceedings of the 49th ACM/EDAC/IEEE design automation conference (DAC), pp 820–825
Garg B, Dutt S, Sharma G (2016) Bit-width-aware constant-delay run-time accuracy programmable adder for error-resilient applications. Microelectron J 50:1–7
Sullivan M, Swartzlander E (2012) Truncated error correction for flexible approximate multiplication Proceedings of the conference record of the 46th Asilomar conference on signals, systems and computers (ASILOMAR), pp 355–359
Hashemi S, Bahar R, Reda S (2015) DRUM: A dynamic range unbiased multiplier for approximate applications Proceedings of the IEEE/ACM international conference on computer-aided design (ICCAD), pp 418–425
Zervakis G, Tsoumanis K, Xydis S, Soudris D, Pekmestzi K (2016) Design-efficient approximate multiplication circuits through partial product perforation. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 24(10):3105–3117
Leem L, Cho H, Bau J, Jacobson Q, Mitra S (2010) ERSA: Error resilient system architecture for probabilistic applications design, automation test in europe conference exhibition (DATE), pp 1560–1565
Garg B, Sharma G (2015) PAID: Process aware imprecise DCT architecture trading quality for energy efficiency. Journal of Low Power Electronics 11(2):121–132
Jaiswal A, Garg B, Kaushal V, Sharma G (2015) SPAA-Aware 2D Gaussian smoothing filter design using efficient approximation techniques Proceedings of the 28th international conference on VLSI design (VLSID), pp 333–338
Liang J, Han J, Lombardi F (2013) New metrics for the reliability of approximate and probabilistic adders. IEEE Trans Comput 62(9):1760–1771
Wang Z, Bovik AC, Sheikh HR, Simoncelli EP (2004) Image quality assessment: from error visibility to structural similarity. IEEE Trans Image Process 13(4):600–612
Zhang L, Zhang D, Mou X (2011) FSIM: A feature similarity index for image quality assessment. IEEE Trans Image Process 20(8):2378–2386
Khorbotly S, Hassan F (2011) A modified approximation of 2D Gaussian smoothing filters for fixed-point platforms Proceedings of the 43rd southeastern symposium on system theory (SSST), pp 151–159
Author information
Authors and Affiliations
Corresponding author
Additional information
Responsible Editor: D. Gizopoulos
Electronic supplementary material
Below is the link to the electronic supplementary material.
Rights and permissions
About this article
Cite this article
Garg, B., Sharma, G.K. ACM: An Energy-Efficient Accuracy Configurable Multiplier for Error-Resilient Applications. J Electron Test 33, 479–489 (2017). https://doi.org/10.1007/s10836-017-5667-8
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10836-017-5667-8