Noise analysis and optimization of VCII-based SiPM interface circuit G. FerriL. SafariV. Stornelli OriginalPaper Open access 21 November 2020 Pages: 1 - 9
Design of voltage-mode PID controller using a single voltage differencing current conveyor (VDCC) Emre ÖzerFırat Kaçar OriginalPaper 28 May 2021 Pages: 11 - 27
Realization of inverse filters using second generation voltage conveyor (VCII) M. A. Al-Absi OriginalPaper 26 May 2021 Pages: 29 - 32
SIFO–VM/TIM universal biquad filter using single DVCCTA with fully CMOS realization Chandra ShankarSajai Vir SinghRaza Imam OriginalPaper 22 June 2021 Pages: 33 - 46
Electronically tunable high frequency single output OTA and DVCC based meminductor Anamika RajSangeeta SinghPankaj Kumar OriginalPaper 16 July 2021 Pages: 47 - 55
0.5 V, 10.94 μW, 36.89 μ\(V_{rms}\) IRN, 3rd order bulk-driven quadrature filter using fully differential current conveyor for bluetooth applications P. S. VeerendranathShobha Singh OriginalPaper 18 May 2021 Pages: 57 - 67
A low-profile internet of things-controlled frequency reconfigurable triple band antenna for microwave sensing applications Vamseekrishna AllamB. T. P. MadhavT. Anilkumar OriginalPaper 29 May 2021 Pages: 69 - 77
Flower shaped frequency coded chipless RFID tag for low cost item tracking Prabavathi P.Subha Rani S. OriginalPaper 21 July 2021 Pages: 79 - 91
Improvement of wider bandwidth using dual e–shaped antenna for wireless communications in 5G applications Ketavath Kumar Naik OriginalPaper 02 August 2021 Pages: 93 - 101
Swastika shaped slot embedded two port dual frequency band MIMO antenna for wireless applications Rakesh N. TiwariPrabhakar SinghBinod Kumar Kanaujia OriginalPaper 09 August 2021 Pages: 103 - 113
A novel microstrip antenna loaded with EBG and ELC for bandwidth enhancement Mekala Harinath ReddyD. SheelaJ. J. Tiang OriginalPaper 15 August 2021 Pages: 115 - 126
Robust circuit implementation of 4-bit 4-tube CNFET based ALU at 16-nm technology node Pragya SrivastavaRicha YadavRicha Srivastava OriginalPaper 25 March 2021 Pages: 127 - 134
Energy efficient hybrid full adder design for digital signal processing in nanoelectronics MohammadReza TaheriNasim ShafieeNader Bagherzadeh OriginalPaper 28 April 2021 Pages: 135 - 151
Low leakage 10T SRAM cell with improved data stability in deep sub-micron technologies R. KrishnaPunithavathi Duraiswamy OriginalPaper 06 May 2021 Pages: 153 - 163
Area and power delay product efficient level restored hybrid full adder (LR-HFA) V. J. ArulkarthickRajagopal ThiruvengadamK. Srihari OriginalPaper 10 May 2021 Pages: 165 - 172
Impact of multi threshold transistor in positive feedback source coupled logic (PFSCL) fundamental cell Ranjana SivaramKirti GuptaNeeta Pandey OriginalPaper 14 May 2021 Pages: 173 - 185
A soft-error resilient low power static random access memory cell Ashish SachdevaV. K. Tomar OriginalPaper 13 June 2021 Pages: 187 - 211
A 350 mV, 2 MHz, 16-kb SRAM with programmable wordline boosting in the 65 nm CMOS technology Morteza NabaviManoj Sachdev OriginalPaper 12 July 2021 Pages: 213 - 224
Rail-to-rail split-output SET tolerant digital gates Vaibhav KrishnaSenorita DebBibhu Datta Sahoo OriginalPaper 17 August 2021 Pages: 225 - 239
V-band CMOS injection-locked frequency tripler using differential harmonic current injection technique Yu-Hsin Chang Mixed Signal Letter 11 August 2021 Pages: 241 - 246
An analog circuit analysis method by node elimination Guoyong Shi Mixed Signal Letter 14 August 2021 Pages: 247 - 252
Retrodirective wireless power transfer for short and long range applications Zahra KatbayDimtrios L. SounasMohammed Ismail Mixed Signal Letter 19 August 2021 Pages: 253 - 259