Skip to main content
SpringerLink
Log in

Analysis of Delay and Jitter of Rapid Single Flux Quantum Wiring Cells

  • Original Paper
  • Published:
Journal of Superconductivity and Novel Magnetism Aims and scope Submit manuscript

Abstract

Rapid Single Flux Quantum (RSFQ) computing is a developing technology that enables high speed computing such as microprocessors, network routers and analog to digital converters. However, as the complexity and the computing speed of these circuits increase, timing errors of individual gates become more relevant. Most of these timing errors occur on the signal distribution path due to the use of a large number of wiring cells but these effects are mostly ignored. Hence future circuit optimization tools should take both delay and jitter amount into account. Therefore, delay and jitter values of single and cascaded fundamental RSFQ wiring cells, namely Josephson transmission lines (JTL), splitters, and mergers, are analyzed. Also, low bias voltage driving of the circuit and the dependence on input signal frequency effects are observed. In conclusion, jitter and delay values depending on the aforementioned parameters for single gates and cascaded gates are reported.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14

Similar content being viewed by others

References

  1. Rylyakov, A.V., Likharev, K.K.: Pulse jitter and timing errors in RSFQ circuits. IEEE Trans. Appl. Supercond. 9(2), 3539–3544 (1999)

    Article  Google Scholar 

  2. Bunyk, P., Zinoviev, D.: Experimental characterization of bit error rate and pulse jitter in RSFQ circuits. IEEE Trans. Appl. Supercond. 11(1), 529–532 (2001)

    Article  Google Scholar 

  3. Kataeva, I., Akaike, H., Fujimaki, A., Yoshikawa, N., Nagasawa, S., Takagi, N.: Clock line considerations for an SFQ large scale reconfigurable data paths processor. IEEE Trans. Appl. Supercond. 21(3), 809–813 (2011)

    Article  ADS  Google Scholar 

  4. Terabe, M., Sekiya, A., Yamada, T., Fujimaki, A.: Timing jitter measurement in single-flux-quantum circuits based on time-to-digital converters with high time-resolution. IEEE Trans. Appl. Supercond. 17(2), 552–555 (2007)

    Article  ADS  Google Scholar 

  5. Herr, A.M., Feldman, M.J., Bocko, M.F.: Timing jitter and bit errors in a 64-bit circular shift register. IEEE Trans. Appl. Supercond. 9(2), 3721–3724 (1999)

    Article  Google Scholar 

  6. Bunyk, P., Leung, M., Spargo, J., Dorojevets, M.: Flux-1 RSFQ microprocessor: physical design and test results. IEEE Trans. Appl. Supercond. 13(2), 433–436 (2003)

    Article  Google Scholar 

  7. Likharev, K.K., Semenov, V.K.: RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systems. IEEE Trans. Appl. Supercond. 1(1), 3–28 (1991)

    Article  ADS  Google Scholar 

  8. Jeffery, M., Xie, P.Y., Whiteley, S.R., Van Duzer, T.: Monte Carlo and thermal noise analysis of ultra-high-speed high temperature superconductor digital circuits. IEEE Trans. Appl. Supercond. 9(2), 4095–4098 (1999)

    Article  Google Scholar 

  9. Kaplunenko, V.: Noise consideration in RSFQ circuits. Physica C, Supercond. 372–376, 119–123 (2002). Part 1

    Article  Google Scholar 

  10. Kaplunenko, V., Borzenets, V.: Time jitter measurement in a circular Josephson transmission line. IEEE Trans. Appl. Supercond. 11(1), 288–291 (2001)

    Article  Google Scholar 

  11. Wetzstein, O., Mueller, M., Ortlepp, T., Toepfer, H., Fengler, W., Meyer, H.-G.: Consideration of jitter effects in high level simulations of RSFQ circuits. Presented at the Superconductivity Centennial Conference 2011, The Hague, Netherlands (2011)

  12. Silver, A.H., Herr, Q.P.: A new concept for ultra-low power and ultra-high clock rate circuits. IEEE Trans. Appl. Supercond. 11(1), 333–336 (2001)

    Article  Google Scholar 

  13. Kitayama, A., Tanaka, M., Ito, M., Kouketsu, T., Fujimaki, A.: Nano-watt demonstration of rapid-single-flux-quantum circuits at 20 GHz. Presented at the Superconductivity Centennial Conference 2011, Hague, Netherlands (2011)

  14. Fang, E.S., Van Duzer, T.: A Josephson integrated circuit simulator (JSIM) for superconductive electronics application. In: Ext. Abstr. 2nd ISEC, Tokyo, Japan, pp. 407–410 (1989)

    Google Scholar 

  15. Ortlepp, T., Uhlmann, F.H.: Noise induced timing jitter: a general restriction for high speed RSFQ devices. IEEE Trans. Appl. Supercond. 15(2), 344–347 (2005)

    Article  Google Scholar 

  16. Yorozu, S., Kameda, Y., Terai, H., Fujimaki, A., Yamada, T., Tahara, S.: A single flux quantum standard logic cell library. Physica C, Supercond. 378, 1471–1474 (2002)

    Article  ADS  Google Scholar 

Download references

Acknowledgements

The authors would like to thank Dr. Melda Yüksel for discussion about distribution functions. This work is supported by TUBITAK with project number “111E191”.

Author information

Authors and Affiliations

  1. Department of Electrics and Electronics, TOBB ETÜ, 06560, Ankara, Turkey

    M. Eren Çelik & A. Bozbey

Authors
  1. M. Eren Çelik
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. A. Bozbey
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to M. Eren Çelik.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Çelik, M.E., Bozbey, A. Analysis of Delay and Jitter of Rapid Single Flux Quantum Wiring Cells. J Supercond Nov Magn 26, 1811–1819 (2013). https://doi.org/10.1007/s10948-012-1837-1

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10948-012-1837-1

Keywords

Search

Navigation