Skip to main content
SpringerLink
Log in

A High-Performance Framework for Instruction-Set Simulator

  • Chapter
  • First Online:
Recent Advances in Computer Science and Information Engineering

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 128))

Abstract

In this paper, a high performance software framework based on multi-level hash table for instruction-set simulator (ISS) is presented. This framework not only enhances the extensibility in Develop-Time by filling out the file of instruction set definition, but also improves the efficiency in Run-Time by loading the instruction identification table and the parameter information table in Compile-Time. This software framework is evaluated by several experiments based on c6xsim [1]. It can be ported to any ISS that simulate the processors with any architecture conveniently, and provides 1-to-2x speedups.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. Cuppu, V.: Cycle Accurate Simulator for TMS320C62x, 8 way VLIW DSP Processor. ENEE 646 - Digital Computer Design (Fall 1999)

    Google Scholar 

  2. Burger, D., Austin, T.: The SimpleScalar Tool Set, Version 2.0. Computer Architecture News 25(3), 13–25 (1997); also extended version Computer Sciences Tech. Report No. 1342, University of Wisconsin-Madison (June 1997)

    Article  Google Scholar 

  3. TMS320C6000 CPU and Instruction Set Reference Guide, http://focus.tLcomllitlug/spru189g/spru189g.pdf

    Google Scholar 

  4. Eason, G., Noble, B., Sneddon, I.N.: On certain integrals of Lipschitz-Hankel type involving products of Bessel functions. Phil. Trans. Roy. Soc. London A247, 529–551 (1955)

    MathSciNet  Google Scholar 

  5. Reshadi, M.: Instruction Set Compiled Simulation: A Technique for Fast and Flexible Instruction Set Simulation. In: Design Automation Conference, USA, pp. 134–136 (2003)

    Google Scholar 

  6. Ringenberg, J., Oehmke, D., Austin, T., Mudge, T.: SimpleDSP: A Fast and Flexible DSP Processor Model. In: The 5th Workshop on Media and Streaming Processors (MSP5) in the 36th Ann. IEEE/ ACM Symp. Microarchitecture (MICRO-36) (December 2003)

    Google Scholar 

  7. Burger, D., Austin, T.: The SimpleScalar Tool Set. Version 2.0. Computer Architecture News 25(3), 13–25 (1997); also extended version Computer Sciences Tech. Report No. 1342, University of Wisconsin-Madison (June 1997)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Digital System Integration Lab, Institute of Acoustics, Chinese Academy of Sciences, Beijing, China

    Zhu Hao, Peng Chu, Tiejun Zhang, Donghui Wang & Chaohuan Hou

  2. Graduate University of Chinese Academy of Sciences, Beijing, China

    Zhu Hao

Authors
  1. Zhu Hao
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Peng Chu
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Tiejun Zhang
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Donghui Wang
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Chaohuan Hou
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. , College of Communication Engineering, Jilin University, Room 313, Building No.1, Changchun, Nanhu Avenue 5372, Jilin, 130012, China, People's Republic

    Zhihong Qian

  2. , Department of Electrical Engineering, The University of Mississippi, Anderson Hall 314, Mississippi, 38677, Mississippi, USA

    Lei Cao

  3. , Department of Electrical and Computer En, Naval Postgraduate School, Rm. 452 Spanagel Bldg. 232, Dyer Road 833, Monterey, 93943-5121, California, USA

    Weilian Su

  4. , Faculty of Computing, London Metropolitan University, Holloway Road 166-220, London, N7 8DB, United Kingdom

    Tingkai Wang

  5. , College of Software, Changchun University of Science and Tech, Changchun, Jilin, 130022, China, People's Republic

    Huamin Yang

Rights and permissions

Reprints and permissions

Copyright information

© 2012 Springer-Verlag GmbH Berlin Heidelberg

About this chapter

Cite this chapter

Hao, Z., Chu, P., Zhang, T., Wang, D., Hou, C. (2012). A High-Performance Framework for Instruction-Set Simulator. In: Qian, Z., Cao, L., Su, W., Wang, T., Yang, H. (eds) Recent Advances in Computer Science and Information Engineering. Lecture Notes in Electrical Engineering, vol 128. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-25792-6_2

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-25792-6_2

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-25791-9

  • Online ISBN: 978-3-642-25792-6

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation