Abstract
The design and implementation of a new Application Specific Instruction-set Processor(ASIP) processor is usually the result of a substantial design effort, more details about the Application Specific Instruction-set Processor (ASIP) design process can be found in [10]. There are a number of different software tools that relaxes the design effort in one way or another. However all these tools forces the designer into a predefined architecture template. This limitation in design flexibility often makes designers of novel ASIP processors and programmable accelerators revert back to an Hardware Description Language (HDL), e.g. Verilog or VHDL. HDLs offers full design flexibility at the register transfer level, but the flexibility comes at the cost of increased design complexity. All details, e.g. register forwarding and/or pipeline control, has to be handled manually.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Fauth, A., Van Praet, J., Freericks, M.: Describing instruction set processors using nML. In: Proceedings of European Design and Test Conference, ED&TC 1995, pp. 503–507 (1995), http://dx.doi.org/10.1109/EDTC.1995.470354 , doi:10.1109/EDTC.1995.470354
Halambi, A., Grun, P., Ganesh, V., Khare, A., Dutt, N., Nicolau, A.: EXPRESSION: a language for architecture exploration through compiler/simulator retargetability. In: Proceedings of Design, Automation and Test in Europe Conference and Exhibition 1999, pp. 485–490 (2002), http://dx.doi.org/10.1109/DATE.1999.761170 , doi:10.1109/DATE.1999.761170
Itoh, M., Higaki, S., Sato, J., Shiomi, A., Takeuchi, Y., Kitajima, A., Imai, M.: PEAS-III: an ASIP design environment. In: Proceedings of 2000 International Conference on Computer Design, pp. 430–436 (2000), http://dx.doi.org/10.1109/ICCD.2000.878319 , doi:10.1109/ICCD.2000.878319
Karlström, P., Akhlaq, F., Loganathan, S., Zhou, W., Liu, D.: Cycle accurate simulator generator for NoGAP. In: 2010 Asia Pacific Conference on Postgraduate Research, Microelectronics and Electronics (PrimeAsia), , pp. 57–60 (2010), http://dx.doi.org/10.1109/PRIMEASIA.2010.5604963 , doi:10.1109/PRIMEASIA.2010.5604963
Karlström, P., Zhou, W., Liu, D.: Automatic port and bus sizing in NoGAP. In: International Symposium on Systems, Architectures, Modeling, and Simulation, SAMOS 2010 (2010)
Karlström, P., Zhou, W., Liu, D.: Implementation of a floating point adder and subtracter in NoGAP, a comparative case study. In: IEEE/IFIP International Conference on Embedded and Ubiquitous Computing, EUC (2010)
Karlström, P., Zhou, W., Liu, D.: Operation classification for control path synthetization with NoGAP. In: 2010 Seventh International Conference on Information Technology: New Generations (ITNG 2010), pp. 1195–1200 (2010), http://dx.doi.org/10.1109/ITNG.2010.142 , doi:10.1109/ITNG.2010.142
Karlström, P.A.: NoGAP: Novel generator of accelerators and processors. Ph.D. thesis, Linköping University Linköping University, Computer Engineering, The Institute of Technology (2010)
Leupers, R., Marwedel, P.: Retargetable code generation based on structural processor descriptions (1998), http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.57.4520
Liu, D.: Embedded DSP Processor Design, Volume 2: Application Specific Instruction Set Processors (Systems on Silicon), illustrated edn. Morgan Kaufmann (2008), http://www.amazon.com/exec/obidos/redirect?tag=citeulike07-20&path=ASIN/0123741238
Rigo, S., Araujo, G., Bartholomeu, M., Azevedo, R.: ArchC: A SystemC-based architecture description language. In: 16th Symposium on Computer Architecture and High Performance Computing, SBAC-PAD 2004, pp. 66–73 (2004), http://dx.doi.org/10.1109/SBAC-PAD.2004.8 , doi:10.1109/SBAC-PAD.2004.8
Zivojnovic, V., Pees, S., Meyr, H.: LISA - machine description language and generic machine model for HW/SW Co-Design. In: Proceedings of the IEEE Workshop on VLSI Signal Processing, pp. 127–136 (1996), http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.49.7123
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2013 Springer-Verlag GmbH Berlin Heidelberg
About this paper
Cite this paper
Karlström, P., Zhou, W., Liu, D. (2013). Design of SENIOR: A Case Study Using \(\mathfrak{NoGap}\) . In: Gaol, F. (eds) Recent Progress in Data Engineering and Internet Technology. Lecture Notes in Electrical Engineering, vol 156. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-28807-4_28
Download citation
DOI: https://doi.org/10.1007/978-3-642-28807-4_28
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-28806-7
Online ISBN: 978-3-642-28807-4
eBook Packages: EngineeringEngineering (R0)