Abstract
Jtlv is a computer-aided verification scripting environment offering state-of-the-art Integrated Developer Environment for algorithmic verification applications. Jtlv may be viewed as a new, and much enhanced Tlv [18], with Java rather than Tlv-basic as the scripting language. JTLV attaches its internal parsers as an Eclipse editor, and facilitates a rich, common, and abstract verification developer environment that is implemented as an Eclipse plugin.
This research was supported by the John von Neumann Minerva Center for the Development of Reactive Systems at the Weizmann Institute of Science, and by an Advanced Research Grant awarded to David Harel from the European Research Council (ERC) under the European Community’s 7th Framework Programme (FP7/2007-2013). This material is based on work supported by the National Science Foundation, while Lenore Zuck was working at the Foundation. Any opinion, finding, and conclusions or recommendations expressed in this article are those of the author and do not necessarily reflect the views of the National Science Foundation.
Chapter PDF
Similar content being viewed by others
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
Balaban, I., Fang, Y., Pnueli, A., Zuck, L.D.: IIV: An Invisible Invariant Verifier. In: Etessami, K., Rajamani, S.K. (eds.) CAV 2005. LNCS, vol. 3576, pp. 408–412. Springer, Heidelberg (2005)
Cimatti, A., Clarke, E.M., Giunchiglia, F., Roveri, M.: NuSMV: A new symbolic model verifier. In: Halbwachs, N., Peled, D.A. (eds.) CAV 1999. LNCS, vol. 1633, pp. 495–499. Springer, Heidelberg (1999)
Cohen, A., Namjoshi, K.S.: Local proofs for linear-time properties of concurrent programs. In: Gupta, A., Malik, S. (eds.) CAV 2008. LNCS, vol. 5123, pp. 149–161. Springer, Heidelberg (2008)
Cohen, A., Namjoshi, K.S., Sa’ar, Y.: A dash of fairness for compositional reasoning. In: Touili, T., Cook, B., Jackson, P. (eds.) CAV 2010. LNCS, vol. 6174, pp. 543–557. Springer, Heidelberg (2010)
Cohen, A., Namjoshi, K.S., Sa’ar, Y.: Split: A compositional Ltl verifier. In: Touili, T., Cook, B., Jackson, P. (eds.) CAV 2010. LNCS, vol. 6174, pp. 558–561. Springer, Heidelberg (2010)
Cohen, A., Namjoshi, K.S., Sa’ar, Y., Zuck, L.D., Kisyova, K.I.: Parallelizing a symbolic compositional model-checking algorithm (in preparation) (2010)
Gazit, H.K., Ayanian, N., Pappas, G., Kumar, V.: Recycling controllers. In: IEEE Conference on Automation Science and Engineering, Washington (August 2008)
Harel, D., Maoz, S., Segall, I.: Using automata representations of LSCs for smart play-out and synthesis (in preparation) (2010)
Harel, D., Segall, I.: Synthesis from live sequence chart specifications (in preparation) (2010)
Holzmann, G.: Spin model checker, the: primer and reference manual. Addison-Wesley Professional, Reading (2003)
Kesten, Y., Piterman, N., Pnueli, A.: Bridging the gap between fair simulation and trace inclusion. In: Hunt Jr., W.A., Somenzi, F. (eds.) CAV 2003. LNCS, vol. 2725, pp. 381–392. Springer, Heidelberg (2003)
Kesten, Y., Pnueli, A., Raviv, L., Shahar, E.: LTL model checking with strong fairness. Formal Methods in System Design (2002)
Cadence Berkeley Lab. Cadence SMV (1998), http://www-cad.eecs.berkeley.edu/kenmcmil/smv
Nielson, J.L.: Buddy, http://buddy.sourceforge.net
Piterman, N.: Suggested projects (2009), http://www.doc.ic.ac.uk/~npiterma/projects.html
Piterman, N., Pnueli, A.: Faster solutions of rabin and streett games. In: LICS, pp. 275–284 (2006)
Piterman, N., Pnueli, A., Sa’ar, Y.: Synthesis of reactive(1) designs. In: Emerson, E.A., Namjoshi, K.S. (eds.) VMCAI 2006. LNCS, vol. 3855, pp. 364–380. Springer, Heidelberg (2005)
Pnueli, A., Shahar, E.: A platform for combining deductive with algorithmic verification. In: Alur, R., Henzinger, T.A. (eds.) CAV 1996. LNCS, vol. 1102, pp. 184–195. Springer, Heidelberg (1996)
Ranjan, R.K., Sanghavi, J.V., Brayton, R.K., Vincentelli, A.S.: High performance BDD package based on exploiting memory hierarchy. In: DAC’96, June 1996, pp. 635–640 (1996)
Sa’ar, Y.: JTLV – web API, http://jtlv.ysaar.net/resources/javaDoc/API1.3.2/
Somenzi, F.: CUDD: CU Decision Diagram package (1998), http://vlsi.colorado.edu/~fabio/CUDD/
Whaley, J.: JavaBDD, http://javabdd.sourceforge.net
Wongpiromsarn, T., Topcu, U., Murray, R.M.: Automatic synthesis of robust embedded control software. submitted to AAAI’10 (2010)
Wongpiromsarn, T., Topcu, U., Murray, R.M.: Receding horizon control for temporal logic specifications. In: HSCC’10 (2010)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2010 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Pnueli, A., Sa’ar, Y., Zuck, L.D. (2010). Jtlv: A Framework for Developing Verification Algorithms. In: Touili, T., Cook, B., Jackson, P. (eds) Computer Aided Verification. CAV 2010. Lecture Notes in Computer Science, vol 6174. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-14295-6_18
Download citation
DOI: https://doi.org/10.1007/978-3-642-14295-6_18
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-14294-9
Online ISBN: 978-3-642-14295-6
eBook Packages: Computer ScienceComputer Science (R0)