Abstract
This paper proposes a semi-completely-connected bus, called SKB, to alleviate the long-wire and pin-neck problems against on-chip systems through a small diameter and dynamic clustering. Dynamic clustering allows to reduce the traffic to the per-cluster units such as the global interconnect interface, as compared with the static clustering fixed in hardware. We derive a 2n-node semi-complete (SK) graph from a simple node-partitioning. An SKB is produced from the SK graph when we replace the links incident to a node by a single bus for the node. The diameter of SKB equals 1 (bus step), though the bus length is rather long, O \((\sqrt{2^{n}})\). Simulation results show that relative to the hypercube with the link delay of 1 clock, the SKB’s bandwidth is about 0.97 and 0.14 assuming the bus delay of 1 and 8 clocks, respectively, that increases to about 4.57 and 0.71 with the dynamic clustering.
Chapter PDF
Similar content being viewed by others
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
Matzke, D.: Will Physical Scalability Sabotage Performance Gains. IEEE Computer 30, 37–39 (1997)
Magen, N., Kolodny, A., Weiser, U., Shamir, N.: Interconnect-Power Dissipation in a Microprocessor. In: Proc. of System Level Interconnect Prediction, pp. 7–13 (2004)
Huh, J., Burger, D., Keckler, S.W.: Exploring the Design Space of Future CMPs. In: Proc. Int. Conf. on Parallel Architectures and Compilation Techniques, pp. 199–210 (2001)
Chang, R.T., Talwalkar, N., Patrick, C.P., Wong, S.S.: Near Speed-of-Light Signaling Over On-Chip Electrical Interconnects. IEEE Jour. on Solid-State Circuits 38, 834–838 (2003)
Beckmann, B.M., Wood, D.A.: TLC: Transmission Line Caches. In: Proc. Int. Symp. on Microarchitecture, pp. 43–54 (2003)
Cheng, L., et al.: Interconnect-Aware Coherence Protocol for Chip Multiprocessors. In: Proc. 33rd Int. Symp. on Computer Architecture, pp. 339–350 (2006)
Guerrier, P., Greiner, A.: A Generic Architecture for On-Chip Packet-Switched Interconnections. In: Proc. Design and Test in Europe (DATE), pp. 250–256 (2000)
Leiserson, C.E.: Fat-Trees: Universal Networks for Hardware-Efficient Supercomputing. IEEE Trans. on Computer C-34, 892–901 (1985)
Dally, W.J., Towles, B.: Route Packets, Not Wires: On-Chip Interconnection Networks. In: Proc. Design Automation Conf. (DAC), pp. 683–689 (2001)
Karim, F., et al.: An Interconnect Architecture for Networking Systems on Chips. IEEE Micro 22, 36–45 (2002)
Kumar, R., Zyuban, V., Tullsen, D.M.: Interconnection in Multi-Core Architectures: Understanding Mechanisms, Overhead and Scaling. In: Proc. 32nd Int. Symp. on Computer Architectures, pp. 408–419 (2005)
Lovett, T., Clapp, R.: STiNG: A ccNUMA Computer System for the Commercial Marketplace. In: Proc. 23th Int. Symp. on Computer Architectures, pp. 308–317 (1996)
Laudon, J., Lenoski, D.: The SGI Origin: A ccNUMA Highly Scalable Server. In: Proc. 24th Int. Symp. on Computer Architectures, pp. 241–251 (1997)
Olukotun, K., et al.: The Case for a Single Chip Multiprocessor. In: Proc. 7th Int. Conf. on Architectural Support for Programming Languages and Operating Systems, pp. 2–11 (1996)
Barroso, L.A., et al.: Piranha: A Scalable Architecture Based on Single-Chip Multiprocessors. In: Proc. 27th Int. Symp. on Computer Architectures, pp. 282–293 (2000)
Takesue, M.: Ψ-Cubes: Recursive Bused Fat-Hypercubes for Multilevel Snoopy Caches. In: Proc. Int. Symp. on Parallel Architectures, Algorithms, and Networks (I-SPAN), pp. 62–67 (1999)
Takesue, M.: DC-Mesh: A Contracted High-Dimensional Mesh for Dynamic Clustering. In: Jin, H., Gao, G.R., Xu, Z., Chen, H. (eds.) NPC 2004. LNCS, vol. 3222, pp. 382–389. Springer, Heidelberg (2004)
Takesue, M.: The Psi-Cube: A Bus-Based Cube-Type Network for High-Performance On-Chip Networks. In: Proc. 2005 Int. Conf. on Parallel Processing (ICPP) Workshops, pp. 539–546 (2005) (For the full version, see Parallel Computing, vol. 32, pp. 852–869, Elsevier B. V (2006))
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2007 IFIP International Federation for Information Processing
About this paper
Cite this paper
Takesue, M. (2007). The SKB: A Semi-Completely-Connected Bus for On-Chip Systems. In: Li, K., Jesshope, C., Jin, H., Gaudiot, JL. (eds) Network and Parallel Computing. NPC 2007. Lecture Notes in Computer Science, vol 4672. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-74784-0_41
Download citation
DOI: https://doi.org/10.1007/978-3-540-74784-0_41
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-74783-3
Online ISBN: 978-3-540-74784-0
eBook Packages: Computer ScienceComputer Science (R0)