Skip to main content

WLCSP Assembly

  • Chapter
  • First Online:
Wafer-Level Chip-Scale Packaging

Abstract

Assembly of WLCSP components involves surface mounting technology (SMT), which includes pickup WLCSP components from tape and place them onto a printed circuit board (PCB), solder reflow, and optional underfill. Figure 9.1 provides a schematic diagram of a typical assembly line setup involving WLCSP, in which solder paste or flux is first printed or dispensed on the PCB respectively before WLCSP pick and placement. Reflow is followed to finish the solder joint formation between the WLCSP component(s) and PCB. Optical or X-ray inspections are arranged at various stages of assembly line to ensure correct solder paste printing (height, area, and volume of the solder paste bricks deposited on the PCB soldering pads), accurate component placement (XY offset and skewness), and proper solder joint formation. In-circuit test (ICT) is an electrical probe test on the assembled PCBs, checking for shorts, opens, resistance, capacitance, and other basic quantities which will show whether the assembly was correctly fabricated. Post solder reflow, underfill could be applied after flux clean to provide the needed protections to WLCSPs and solder joints going through subsequent assembly processing steps and to ensure robust reliability of the WLCSP devices in the everyday usage. Underfill is especially desired when die size is big or when low-K dielectrics are present in the WLCSP.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Schiebel, G.: Criteria for reliable high-speed CSP mounting. Chip Scale Rev. September 1998

    Google Scholar 

  2. IPC-2221: Generic Standard on Printed Board Design

    Google Scholar 

  3. IPC-SM-7351: Generic Requirements for Surface Mount Design and Land Pattern Standard

    Google Scholar 

  4. IPC-7525: Stencil Design Guideline

    Google Scholar 

  5. J-STD-004: Requirements for Soldering Fluxes

    Google Scholar 

  6. IPC/EIA J-STD-001: Requirements for Soldered Electrical and Electronic Assemblies

    Google Scholar 

  7. IPC-TM-650: Test Methods

    Google Scholar 

  8. IPC-9701: Performance Test Methods and Qualification Requirements for Surface Mount Solder Attachments

    Google Scholar 

  9. IPC/JEDEC J-STD-020: Moisture/Reflow Sensitivity Classification for Non-hermetic Solid-State Surface Mount Devices

    Google Scholar 

  10. JEITA Std EIAJ ED-4702A: Mechanical Stress Test Methods for Semiconductor Surface Mounting Devices

    Google Scholar 

  11. JESD22-A113: Preconditioning Procedures of Plastic Surface Mount Devices Prior to Reliability Testing

    Google Scholar 

  12. IPC/JEDEC-9702: Monotonic Bend Characterization of Board-Level Interconnects

    Google Scholar 

  13. IPC/JEDEC J-STD-033: Handling, Packing, Shipping and Use of Moisture/Reflow Sensitive Surface Mount Devices

    Google Scholar 

  14. CEI IEC 61760-1: Surface mounting technology—Part 1: Standard method for the specification of surface mounting components (SMDs)

    Google Scholar 

  15. IEC 60068-2-21 Ed. 5: Environmental Testing—Part 2-21: Tests—Test U: Robustness of terminations and integral mounting devices

    Google Scholar 

  16. JESD22-B104: Mechanical Shock

    Google Scholar 

  17. JESD22-B110: Subassembly Mechanical Shock—Free state, mounted portable state, mounted fixed state

    Google Scholar 

  18. JESD22-B111: Board Level Drop Test Method of Components for Handheld Electronic Products

    Google Scholar 

  19. JESD22-B113: Board Level Cyclic Bend Test Method for Interconnect Reliability Characterization of Components for Handheld Electronic Products

    Google Scholar 

  20. IPC-7095: Design and Assembly process implementation for BGAs

    Google Scholar 

  21. Fan, X.J., Varia, B., Han, Q.: Design and optimization of thermo-mechanical reliability in wafer level packaging”. Microelectron. Reliab. 50, 536–54 (2010)

    Article  Google Scholar 

  22. Syed, A., et al.: Advanced analysis on board trace reliability of WLCSP under drop impact. Microelectron. Reliab. 50, 928–936 (2010)

    Article  Google Scholar 

  23. Liu, Y., Qian, Q., Qu, S., et al.: Investigation of the Assembly Reflow Process and PCB Design on the Reliability of WLCSP”, 62nd ECTC, San Diego, California, June 2012

    Google Scholar 

  24. Schiebel, G.: Criteria for Reliable High-Speed CSP Mounting. Chip Scale Rev. September 1998

    Google Scholar 

  25. Oresjo S.: When to Use AOI, When to Use AXI, and When to Use Both”, Nepcon West, December 2002

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 2015 Springer Science+Business Media New York

About this chapter

Cite this chapter

Qu, S., Liu, Y. (2015). WLCSP Assembly. In: Wafer-Level Chip-Scale Packaging. Springer, New York, NY. https://doi.org/10.1007/978-1-4939-1556-9_9

Download citation

  • DOI: https://doi.org/10.1007/978-1-4939-1556-9_9

  • Published:

  • Publisher Name: Springer, New York, NY

  • Print ISBN: 978-1-4939-1555-2

  • Online ISBN: 978-1-4939-1556-9

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics