Abstract
Although CAD tools for analog IC design have a relatively long history, the automation of the analog IC design process is still in its infancy. This is mainly due to the fact that during the last ten years most emphasis has been placed on digital CAD. Currently analog CAD is receiving a lot of attention from universities, commercial CAD suppliers and CAD R&D centres in leading IC companies. In this paper we will show that automating parts of the analog IC design process is feasible, but far from being simple. We will mainly focus on how the problems associated with automated analog design are tackled by Philips’ CAD teams by describing our activities on automated analog circuit and layout synthesis. It will become obvious that IC design expertise is indispensable in successfully solving these problems. We will conclude by summarising a number of possible directions for future analog CAD research.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
A.C.J. Stroucken et al., MILES: A mixed level simulator for analog/digital design,ICCD 88 Conf. Proc., pp.120–123.
M.G.R. Degrauwe et al., IDAC: an Interactive Design Tool for Analog CMOS Circuits, IEEE J. of Solid-State Circ., Vol. SC-22, 1987, pp. 1106–1115.
R. Harjani et al., OASYS, a Framework for Analog Circuit Synthesis, IEEE Trans. On CAD, VOL. 8, 1989, pp. 1247–1266.
H.Y. Koh et al., OPASYN, a Compiler for CMOS Operational Amplifiers, IEEE Trans. on CAD, VOL. 9, 1990, pp. 113–125.
K. Swings et al., HECTOR: A Hierarchical Topology Construction Program for Analog Circuits Based on a Declarative Approach to Circuit Modelling, IEEE CICC 1991, Conf. Proc., pp.5.3.1–5. 3. 4.
D.M.W. Leenaerts, TOPICS, a Contribution to Analog Design Automation, Ph.D. Thesis, University of Technology Eindhoven, 1992.
J. Cohn et al., KOAN/ANAGRAM II: New Tools for Device Level Analog Placement and Routing, IEEE J. Solid State Circuits, 1991, pp. 330–342.
J. Rijmenants et al., ILAC: An Automated Layout Tool for Analog CMOS Circuits, IEEE J. Solid State Circuits, 1989, pp. 417–425.
Silicon & Software Systems, MIDAS: A Knowledge Based Analog Synthesis Environment, User Guide.
P.J.A. Naus et al., Multibit Oversampled Sigma-Delta A/D Convertors as front end for CD players, IEEE journal of solid-state circuits, Vol. 26, No. 7, July 1991
E.F. Stikvoort, Some remarks on the stability and performance of the noise shaper or sigma-delta modulator, IEEE Trans. On Communications, Vol. 36, 1988, pp. 1157–1162.
P.J.A. Naus et al., Low Signal-Level Distortion in Sigma-Delta Modulators, 84th AES Convention Proc., Paris, March 1988.
C. Bastiaansen et al., A 10-bit 40 MHz 0.8 pm CMOS Current Output D/A Convertor, IEEE J. on Solid State Circuits, Vol. 26, 1991, pp. 917–921.
W. Groeneveld et al., A Self Calibrating Technique for Monolithic High Resolution D/A Convertors, ISSCC 1989 Conf. Proc., pp.1517–1522.
J.D. Conway et al., An Automatic Layout Generator for Analog Circuits, EDAC 1992 Conf. Proc., pp.513–519.
R.H.J.M. Otten, Efficient Floorplan Optimization, ICCD 1983, Conf. Proc., pp.499–502.
L.P.P.P. van Ginneken, Optimal Slicing of Plane Point Placements, EDAC 1990, Conf. Proc., pp.322–326.
K. Bult et al., The CMOS Gain-Boosting Technique, Analog Integrated Circuits and Signal Processing, Vol. 1, 1991, pp. 119–135.
J.M. Cohn et al., KOAN/ANAGRAM II: New Tools for Device-Level Analog Placement and Routing, IEEE J. of Solid-State Circ., Vol. 26, 1991, pp. 330–342.
M. Degrauwe et al., The Adam Analog Design Automation System, ISCAS 1990 Conf. Proc., pp.820–822.
U. Choudhury et al., Constraint Generation for Routing Analog Circuits, 27th DAC 1990, Conf. Proc., pp.561–566.
U. Choudhury et al., Constraint-Based Channel Routing for Analog and Mixed Analog/Digital Circuits,ICCAD 1990, Conf. Proc, pp.198–201.
E. Malavasi et al., A Routing Methodology for Analog Integrated Circuits, ICCAD 1990, Conf. Proc., pp.202–205.
C.Y. Lee, An Algorithm for Path Connections and Its Applications, IRE Trans. on Electr. Comp., Vol. 10, 1961, pp. 346–365.
F. Rubin, The Lee Path Connection Algorithm, IEEE Trans. on Comp., Vol. 23, 1974, pp. 907–914.
Y. Lin et al., Hybrid Routing, IEEE Trans. on CAD, Vol. 9, 1990, pp. 151–157.
T. Kostelijk et al., Automated Verification of Library-Based IC Designs, IEEE J. of Solid State Circuits, pp. 394–403, 1991.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1993 Springer Science+Business Media Dordrecht
About this chapter
Cite this chapter
Beenker, G.F.M., Conway, J.D., Schrooten, G.G., Slenter, A.G.J. (1993). Analog CAD for Consumer ICs. In: Huijsing, J.H., van der Plassche, R.J., Sansen, W. (eds) Analog Circuit Design. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-2233-8_15
Download citation
DOI: https://doi.org/10.1007/978-1-4757-2233-8_15
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4419-5131-1
Online ISBN: 978-1-4757-2233-8
eBook Packages: Springer Book Archive