Abstract
The gain-boosting technique improves accuracy of cascoded CMOS circuits without any speed penalty. This is achieved by increasing the effect of the cascode transistor by means of an additional gain-stage, thus increasing the output impedance of the subcircuit. Used in opamp design, this technique allows the combination of the high-frequency behavior of a single-stage opamp with the high DC-gain of a multistage design. Bode-plot measurements show a DC-gain of 90 dB and a unity-gain frequency of 116 MHz (16 pF load). Settling measurements with a feedback factor of 1/3 show a fast single-pole settling behavior corresponding with a closed-loop bandwidth of 18 MHz (35 pF load) and a settling accuracy better than 0.03 percent. A more general use of this technique is presented in the form of a transistor-like building block: the Super-MOST. This compound circuit behaves as a normal MOS-transistor but has an intrinsic gain gm.ro of more than 90 dB. The building block is self-biasing and therefore very easy to design with. An opamp consisting of only 8 Super-MOST's and 4 normal MOST's has been measured showing results equivalent to the design mentioned above.
Similar content being viewed by others
References
K. Martin and A.S. Sedra, “Effects of the opamp finite gain and bandwidth on the performance of switched-capacitor filters”, IEEE Trans. Circuits Syst., vol. CAS-28, August 1981, pp. 822–829.
T.C. Choi et al., “High-frequency CMOS switched-capacitor filters for communications application”, IEEE J. Solid-State Circuits, vol. SC-18, no. 6, 1983, pp. 652–664.
T.C. Choi and R.W. Brodersen, “Considerations for high-frequency switched-capacitor ladder filters”, IEEE Trans. Circuits Syst., vol. CAS-27, no. 6, June 1980, pp. 545–552.
P.W. Li et al., “A ratio-independent algorithmic analog-to-digital conversion technique”, IEEE J. Solid-State Circuits, vol. SC-19, no. 6, 1984, pp. 828–836.
P. Naus et al., “A CMOS stereo 16-bit D/A convertor for digital audio”, IEEE J. Solid-State Circuits, vol. SC-22, no. 3, 1987, pp. 390–395.
S.H. Lewis and P.R. Gray, “A pipelined 5-Msample/s 9-bit analog-to-digital convertor”, IEEE J. Solid-State Circuits, vol. SC-22, no. 6, 1987, pp. 954–961.
S. Wong and C.A.T. Salama, “Impact of scaling on MOS analog performance”, IEEE J. Solid-State Circuits, vol. SC-18, no. 1, 1983, pp. 106–114.
C.A. Laber and P.R. Gray, “A positive-feedback transconductance amplifier with applications to high-frequency, high-Q CMOS switched-capacitor filters”, IEEE J. Solid-State Circuits, vol. 23, no. 6, 1988, pp. 1370–1378.
B.-S. Song, “A 10.7-MHz switched-capacitor bandpass filter”, IEEE J. Solid-State Circuits, vol. 24, no. 2, 1989, pp. 320–324.
M.A. Copeland and J.M. Rabaey, “Dynamic amplifier for MOS technology”, Electron. Lett., vol. 15, May 1979, pp. 301–302.
B.J. Hosticka, “Dynamic CMOS amplifiers”, IEEE J. Solid-State Circuits, vol. SC-15, no. 5, 1980, pp. 887–894.
M.G. Degrauwe, J. Rijmenants, E.A. Vittoz, and H.J. DeMan, “Adaptive biasing CMOS amplifiers”, IEEE J. Solid-State Circuits, vol. SC-17, no. 3, 1982, pp. 522–528.
H. Ohara et al., “A CMOS programmable self-calibrating 13-bit eight-channel data acquisition peripheral”, IEEE J. Solid-State Circuits, vol. SC-22, no. 6, 1987, pp. 930–938.
B.J. Hosticka, “Improvement of the gain of MOS amplifiers”, IEEE J. Solid-State Circuits, vol. SC-14, no. 6, 1979, pp. 1111–1114.
E. Sackinger and W. Guggenbuhl, “A high-swing, high-impedance MOS cascode circuit”, IEEE J. Solid-State Circuits, vol. 25, no. 1, 1990, pp. 289–298.
K. Bult and G.J.G.M. Geelen, “A fast-settling CMOS opamp with 90-dB DC gain and 116 MHz unity-gain frequency”, ISSCC Dig. Tech. Papers, February 1990, pp. 108–109.
K. Bult and G.J.G.M. Geelen, “A fast-settling CMOS opamp for SC circuits with 90-dB DC gain”, IEEE J. Solid-State Circuits, vol. 25, no. 6, 1990, pp. 1379–1384.
B.Y. Kamath, R.G. Meyer, and P.R. Gray, “Relationship between frequency response and settling time of operational amplifiers”, IEEE J. Solid-State Circuits, vol. SC-9, no. 6, 1974, pp. 347–352.
H. Wallinga and K. Bult, “Design and analysis of CMOS analog signal processing circuits by means of a graphical MOST model”, IEEE J. Solid-State Circuits, vool. 24, no. 3, 1989, pp. 672–680.
H.C. Yang and D.J. Allstot, “An active-feedback cascode current source”, IEEE Trans. Circuits Syst., vol. CAS-37, no. 5, 1990, pp. 644–646.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Bult, K., Geelen, G.J.G.M. The CMOS gain-boosting technique. Analog Integr Circ Sig Process 1, 119–135 (1991). https://doi.org/10.1007/BF00161305
Received:
Revised:
Issue Date:
DOI: https://doi.org/10.1007/BF00161305