Abstract
A novel formulation of the cell-level analog circuit synthesis problem is presented in this chapter. This novel formulation is characterized by the use of encapsulated device evaluators, the use of do-free biasing, and the use of Asymptotic Waveform Estimation to compute low order pole/zero models of small signal transfer functions. This synergistic combination of elements makes it possible to design high performance analog circuits using high accuracy device models while requiring greatly reduced expert designer input in the form of equations describing circuit behavior.
This work was funded in part by the National Science Foundation under grant MIP-8657369, the CMU-NSF Engineering Design Research Center, Semiconductor Research Corporation under Contract 91-DC-068, and the International Business Machines Corporation.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
E. Berkcan and M. d’Abreu and W. Laughton, Analog Compilation Based on Successive Decompositions, in Proceedings of 25th Design Automation Conference, pp.369–375. ACM/IEEE, 1988
M.G.R. Degrauwe et al., IDAC: An Interactive Design Tool for Analog CMOS Circuits, IEEE Journal of Solid-State Circuits, Vol. SC-22, No. 6, pp. 1106–1116, Dec. 1987
R.K. Brayton et al., A Survey of Optimization Techniques for Integrated-Circuit Design, Proceedings of the IEEE, Vol. 69, No. 10, pp. 1334–1362, Oct. 1981
W.T. Nye et al., DELIGHT.SPICE: An Optmization-Based System for the Design of Integrated Circuits, IEEE Transactions on Computer-Aided Design, Vol. 7, No. 4, pp. 501–519, April 1988
B.J. Sheu et al., BSIM: Berkeley Short-Channel IGFET Model for MOS Transistors, IEEE Journal of Solid-State Circuits, Vol. SC-22, No.4, pp. 55 8–566, Aug. 1987
G.G.E. Gielen and H.C.C. Walscharts and W.M.C. Sansen, ISAAC: A Symbolic Simulator for Analog Integrated Circuits, IEEE Journal of Solid-State Circuits, Vol. 24, No. 6, pp. 1587–1597, Dec. 1989
G.G.E. Gielen and H.C.C. Walscharts and W.M.C. Sansen, Analog circuit design optimization based on symbolic simulation and simulated annealing, IEEE Journal of Solid-State Circuits, Vol. 25, No. 3, pp. 707–714, June 1990
G.D. Hachtel and R.A. Rohrer, Techniques for the Optimal Design and Synthesis of Switching Circuits, Proceedings IEEE, Vol. 55, No. 11, Nov. 1967
H.Y. Koh and C.H. Sequin and P.R. Gray, OPASYN: A Compiler for CMOS Operational Amplifiers, IEEE Transactions on Computer-Aided Design, Vol. 90, No. 2, pp. 113–125, Feb. 1990
P.C. Maulik and L.R. Carley, Automating analog circuit design using constrained optimization techniques, Proceedings of ICCAD, Nov. 1991
K. Nakamura and L. R. Carley, A current-based positive-feedback technique for efficient cascode bootstrapping, Proc. VLSI Circuits Symposium, June 1991
K. Nakamura and L.R. Carley, An Enhanced Fully-Differential Folded-Cascode Op Amp, IEEE Journal of Solid-State Circuits, Vol. 27, No. 4, April 1992
Z-Q. Ning and T. Mouthaan and H. Wallinga, SEAS: A Simulated Evolution Approach to Analog Circuit Synthesis, Proceedings of Custom Integrated Circuits Conference, IEEE, 1991
E.S. Ochotta and R.A. Rutenbar and L. R. Carley, Equation-Free Synthesis of High-Performance Linear Analog Circuits, Proc. Brown/MIT Conference on Advanced Research in VLSI and Parallel Systems, March 1992
L.T. Pillage and R.A. Rohrer, Asymptotic waveform evaluation for timing analysis, IEEE Transactions on Circuits and Systems, Vol. CAD-9, No. 4, April 1990
R. Harjani and R.A. Rutenbar and L.R. Carley, OASYS: A Framework for Analog Circuit Synthesis, IEEE Transactions on Computer-Aided Design, Vol. 8, No. 12, pp. 1247–1266, Dec. 1989
J-M. Shyu and A. Sangiovanni-Vincentelli, ECSTASY: A New Environment for IC Design Optimization, Proceedings of ICCAD, pp. 484–487, 1988
K. Swings and S. Donnay and W.Sansen, HECTOR: A Hierarchical topology-Construction Program for Analog Circuits Based on A Declarative Approach to Circuit Modeling, Proceedings of Custom Integrated Circuits Conference, IEEE, 1991
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1993 Springer Science+Business Media Dordrecht
About this chapter
Cite this chapter
Carley, L.R., Maulik, P.C., Ochotta, E.S., Rutenbar, R.A. (1993). Analog Cell-Level Synthesis using a Novel Problem Formulation. In: Huijsing, J.H., van der Plassche, R.J., Sansen, W. (eds) Analog Circuit Design. Springer, Boston, MA. https://doi.org/10.1007/978-1-4757-2233-8_14
Download citation
DOI: https://doi.org/10.1007/978-1-4757-2233-8_14
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4419-5131-1
Online ISBN: 978-1-4757-2233-8
eBook Packages: Springer Book Archive