Skip to main content
SpringerLink
Log in

An efficient hardware solution for 3D-HEVC intra-prediction

  • Original Research Paper
  • Published:
Journal of Real-Time Image Processing Aims and scope Submit manuscript

Abstract

Three-dimensional high-efficiency video coding (3D-HEVC) is the highest profile extension of HEVC for 3D video coding that supports the advanced 3D video format, multi-view video plus depth (MVD). Depth modelling modes (DMMs) are adopted into 3D-HEVC to preserve sharp edges and avoid ringing artefacts in synthesized views. However, computational complexity increases significantly with these modes. A novel hardware solution that reduces the complexity of DMMs for 3D-HEVC is presented in the present paper. This solution contains five modules working in parallel to find all DMMs defined in the new standard for all depth block sizes (from 4 × 4 to 32 × 32). A new technique for obtaining the most compatible wedgelet pattern with its own syntax is developed to minimize the quantity of calculations coming from DMM1; the aforementioned information (wedgelet pattern and syntax) is already calculated and stored in an external memory. This design is synthesized for a Xilinx Virtex 6 FPGA and can process up to 30 frames per second (FPS) while considering the encoding of 6 full HD views in real time. The proposed solution can reach a processing rate up to 30 FPS for 4 QHD views in real time when using 4K video encoding.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16
Fig. 17

Similar content being viewed by others

References

  1. Sullivan, G.J., Ohm, J.R., Han, W.J., Wiegand, T.: Overview of the high efficiency video coding (HEVC) standard. IEEE Trans. 22, 1649–1668 (2012)

    Google Scholar 

  2. Wiegand, T., Sullivan, G.J.: Draft ITU-T recommendation H.264 and final draft international standard of joint video specification (ITU-T recommendation H.264 ISO/IEC 14496-10 AVC). Joint Video Team of ISO/IEC JTC1/SC29/WGll and ITU-T SGI6/Q.6. Document: JVT-G050 (2003)

  3. Merkle, P., Smolic, A., Müller, K., Wiegand, T.: Efficient compression of multi-view depth data based on MVC. In: 3DTV Conference, pp. 201–204 (2007). doi:10.1109/3DTV.2007.4379460

  4. Müller, K., Merkle, P., Wiegand, T.: 3-D video representation using depth maps. Proc. IEEE 99, 643–656 (2011)

    Article  Google Scholar 

  5. Smolic, A., Müller, K., Dix, K., Merkle, P., Kauff, P., Wiegand, T.: Intermediate view interpolation based on multiview video plus depth for advanced 3D video systems. In: IEEE International Conference on Image Processing (ICIP), pp. 2448–2451 (2008)

  6. Kauff, P., Atzpadin, N., Fehn, C., Müller, M., Schreer, O., Smolic, A., Tanger, R.: Depth map creation and image based rendering for advanced 3DTV services providing interoperability and scalability. Signal Process. Image Commun. 22, 217–234 (2007)

    Article  Google Scholar 

  7. Dou, E.-H., Chan, Y.-L., Jia, K.-B., Siu, W.-C.: View synthesis optimization based on texture smoothness for 3D-HEVC. In: IEEE International Conference on Acoustics, Speech and Signal Process (ICASSP2015), pp. 1443–1447 (2015)

  8. Ahmad, W., Martina, M., Masera, G.: Complexity and implementation analysis of synthesized view distortion estimation architecture in 3D high efficiency video coding. In: IEEE International Conference on 3D Imaging (IC3D) (2015). doi:10.1109/IC3D.2015.7391818

  9. Sanchez, G., Saldanha, M., Balota, G., Zatt, B., Porto, M., Agostini, L.: DMMFast: a complexity reduction scheme for three-dimensional high efficiency video coding intraframe depth map coding. J. Electron. Imaging 24(2), 023011 (2015). doi:10.1117/1.JEI.24.2.023011

    Article  Google Scholar 

  10. Green, R., Behman, A.: The benefits of FPGAs. Broadcast Eng. (World Edition) 54, 84–89 (2012)

    Google Scholar 

  11. Tech, G., Wegner, K., Chen, Y., Yea, S.: 3D HEVC test model 3. Joint Video Team of ISO and ITU-T. Doc. JCT3V-C1005 (2013)

  12. Muller, K., Schwarz, H., Marpe, D., Bartnik, C., Bosse, S., Brust, H., Hinz, T., Lakshman, H., Merkle, P., Rhee, F.H., Tech, G., Winken, M., Wiegand, T.: 3D high-efficiency video coding for multi-view video and depth data. IEEE Trans. Image Process. 22(9), 3366–3378 (2013). doi:10.1109/TIP.2013.2264820

    Article  MathSciNet  MATH  Google Scholar 

  13. Tech, G., Wengner, K., Chen, Y., Yea, S.: 3D-HEVC draft text 7. Joint Video Team of ISO and ITU-T. Doc. JCT3V-K1001-v8, Geneva, Switzerland (2015)

  14. Huang, C.-T., Tikekar, M., Anantha, P.C.: Memory-hierarchical and mode-adaptive HEVC intra prediction architecture for quad full HD video decoding. IEEE Trans. Very Large Scale Integr. Syst. 22(7), 1515–1525 (2014)

    Article  Google Scholar 

  15. Zhou, J., Zhou, D., Wang, S., Yoshimura, T., Goto, S.: High performance VLSI architecture of H.265/HEVC intra prediction for 8K UHDTV video decoder. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. E98-A(12):2519–2527 (2015)

    Article  Google Scholar 

  16. Fu, C.-H., Zhang, H.-B., Su, W.-M., Tsang, S.-H., Chan, Y.-L.: Fast wedgelet pattern decision for DMM in 3D-HEVC. In: 2015 IEEE International Conference on Digital Signal Processing (DSP), pp. 477–481 (2015)

  17. Tech, G., Chen, Y., Müller, K., Ohm, J.-R., Vetro, A., Wang, Y.-K.: Overview of the multiview and 3D extensions of high efficiency video coding. IEEE Trans. Circuits Syst. Video Technol. pp. 35–49 (2016). doi:10.1109/TCSVT.2015.2477935

    Article  Google Scholar 

  18. Zhao, X., Zhang, L., Chen, Y., Karczewicz, M.: Simplified DC predictor for depth intra modes. JCT-3V. Doc. JCT3VD0183, Incheon, KR (2013)

  19. Chen, Y.-W., Lin, J.-L., Huang, Y.-W., Lei, S.: 3D-CE2: Single depth intra mode for 3D-HEVC. JCT-3V. Doc. JCT3V-I0095, Sapporo, Japan (2014)

  20. Lee, J.Y., Park, M.W., Kim, C.: 3D-CE1: depth intra skip (DIS) mode. JCT-3V. Doc. JCT3V-K0033, Geneva, Switzerland (2015)

  21. Saldanha, M., Sanchez, G., Zatt, B., Porto, M., Agostini, L.: Complexity reduction for the 3D-HEVC depth maps coding. In: 2015 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 621–624 (2015)

  22. Sanchez, G., Saldanha, M., Zatt, B., Porto, M., Agostini, L.: S-GMOF: A gradient-based complexity reduction algorithm for depth-maps intra prediction on 3D-HEVC. In: 2015 IEEE 6th Latin American Symposium on Circuits and Systems (LASCAS), pp. 1–4 (2015)

  23. Li, Y., Sjöström, M., Jennehag, U., Olsson, R.: Depth map compression with diffusion modes in 3D-HEVC, pp. 125–129 (2013)

  24. Sanchez, G., Zatt, B., Porto, M., Agostini, L.: A real-time 5-views HD 1080p architecture for 3D-HEVC depth modelling mode 4. In: 2014 27th Symposium on Integrated Circuits and Systems Design (SBCCI), pp. 1–6 (2014)

  25. Sanchez, G., Marcon, C., Agostini, L.: Real-time scalable hardware architecture for 3D-HEVC bipartition modes. J. Real Time Image Process. (2016). doi:10.1007/s11554-016-0609-8

    Article  Google Scholar 

  26. Tech, G., Wegner, K., Chen, Y., Yea, S.: 3D HEVC draft text 2. Joint Video Team of ISO and ITU-T. Doc. JCT3V-F1001-v4 (2013)

  27. HHI fraunhofer. https://hevc.hhi.fraunhofer.de/svn/svn3DVCSoftware/

  28. Sze, V., Budagavi, M., Sullvan Gary, J.: High Efficiency Video Coding (HEVC) Integrated Circuit and Systems, Algorithms and Architectures. Springer, Berlin (2014)

    Google Scholar 

  29. Corrêa, G., Palomino, D., Diniz, C., Bampi, S., Agostini L.: Low-complexity hierarchical mode decision algorithms targeting VLSI architecture design for the H.264/AVC Video Encoder. VLSI Design 12 (2012)

  30. Rusanovskyy, D.: Common test conditions for 3DV experimentation. ISO IEC JTC1 SC29 WG11 MPEG2011 N12745, Geneva, Switzerland (2012)

  31. Tanimoto, M., Tehrani, M., Fujii, T., Yendo, T.: Free viewpoint TV. IEEE Signal Process. Mag. 28, 67–76 (2011)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Laboratory of LE2I, University of Burgundy, 9 Avenue Alain Savary, 21000, Dijon, France

    Farouk Amish & El-Bay Bourennane

Authors
  1. Farouk Amish
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. El-Bay Bourennane
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Farouk Amish.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Amish, F., Bourennane, EB. An efficient hardware solution for 3D-HEVC intra-prediction. J Real-Time Image Proc 16, 1559–1571 (2019). https://doi.org/10.1007/s11554-016-0664-1

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11554-016-0664-1

Keywords

Search

Navigation