Abstract
This paper focuses on the pipeline design of context-based adaptive binary arithmetic coding (CABAC). CABAC is a well-known bottleneck in very large scale integration circuit design of H.264/AVC encoder. Despite its high performance, the tight feedback loops of CABAC make parallelization difficult. Most researchers are concerned about multi-bin processing regardless of pipeline design. However, without pipeline, the overall performance becomes significantly limited. In this paper, the critical path for the hardware implementation of binary arithmetic encoder (BAE) was analyzed in detail. We break down the computing steps to the best extent, and rearrange such steps to the appropriate pipeline to achieve a balanced latency at each stage. Moreover, a new BAE architecture with a five-stage pipeline and one bin per cycle is proposed, the latency of critical path is substantially reduced, and the frequency and throughput rate are improved. An field-programmable gate array implementation of the proposed pipelined architecture in our H.264 encoder is capable of a 190 Mbps encoding rate. A maximum 483 MHz could be achieved on SMIC 0.13 μm technology, which meets the requirements of quad full high-definition encoding at 30fps. The proposed architecture can be utilized in other designs to achieve improved performance.
Similar content being viewed by others
References
Lei S F, Lo C C, Kuo C C, et al. Low-power context-based adaptive binary arithmetic encoder using an embedded cache. IET Image Process, 2012, 6: 309–317
Liao Y H, Li G L, Chang T S. A highly efficient VLSI architecture for H.264/AVC level 5.1 CABAC decoder. IEEE Trans Circ Syst Video Technol, 2012, 22: 272–281
Wang Y S, Liu L B, Yin S Y, et al. Hierarchical representation of on-chip context to reduce reconfiguration time and implementation area for coarse-grained reconfigurable architecture. Sci China Inf Sci, 2013, 56: 112401
Chi C C, Juurlink B. A QHD-capable parallel H.264 decoder. In: Proceedings of International Conference on Super computing. New York: ACM, 2011. 317–326
Zhang Y D, Yan C G, Dai F, et al. Efficient parallel framework for H.264/AVC deblocking filter on many-core platform. IEEE Trans Multimedia, 2012, 14: 510–524
Sze V, Chandrakasan A P. A highly parallel and scalable CABAC decoder for next generation video coding. IEEE J Solid-State Circuits, 2012, 47: 8–22
Liu Z Y, Wang D S. One-round renormalization based 2-bin/cycle H.264/AVC CABAC encoder. In: Proceedings of the 18th IEEE International Conference on Image Processing, Piscataway, 2011. 369–372
Osorio R R, Bruguera J D. High-throughput architecture for H.264/AVC CABAC compression system. IEEE Trans Circ Syst Video Technol, 2006, 16: 1376–1384
Fei W, Zhou D J, Satoshi G. A high throughput CABAC encoder design. In: Proceedings of IEEE 7th International Colloquium on Signal Processing and Its Applications, Piscataway, 2011. 99–102
Tian X H, Le T M, Jiang X, et al. Full RDO-support power-aware CABAC encoder with efficient context access. IEEE Trans Circ Syst Video Technol, 2009, 19: 1262–1273
Zheng W, Li D X, Shi B, et al. Efficient pipelined CABAC encoding architecture. IEEE Trans Consum Electron, 2008, 54: 681–686
Chen J W, Wu L C, Liu P S, et al. A high-throughput fully hardwired CABAC encoder for QFHD H.264/AVC main profile video. IEEE Trans Consum Electron, 2010, 56: 2529–2536
Author information
Authors and Affiliations
Corresponding author
Electronic supplementary material
Rights and permissions
About this article
Cite this article
Song, R., Cui, H., Li, Y. et al. High-efficiency pipeline design of binary arithmetic encoder. Sci. China Inf. Sci. 57, 1–8 (2014). https://doi.org/10.1007/s11432-013-4942-2
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s11432-013-4942-2