Skip to main content
SpringerLink
Log in

Thermally aware performance analysis of single-walled carbon nanotube bundle as VLSI interconnects

  • Published:
Journal of Computational Electronics Aims and scope Submit manuscript

Abstract

A comparative performance analysis in terms of delay, power dissipation, power delay product (PDP), and crosstalk noise between SWCNT bundle interconnects with resistance estimated using conventionally (temperature independent model), and thermally aware model is investigated. The results are also compared with those of currently used copper interconnects at 22 nm technology node. It is observed that, with rise in temperature from 300 to 500 K, SWCNT bundles have a lower delay than that of copper interconnect at different lengths from 100 to \(1000\,\upmu \hbox {m}\) whereas reverse is true for power dissipation. The SPICE simulation results further reveal that for temperature variations ranging from 300 to 500 K, compared to conventional metal (copper) conductors, crosstalk noise voltage levels (positive peaks) in capacitively coupled SWCNT bundle, at the far end of victim line, are significantly low. Moreover, a relative average improvement in delay, power, and PDP using a thermally aware model in comparison with a temperature independent model is about 22.44, 7.59 and 31.96 %, respectively, with length variations from 100 to \(1000\,\upmu \hbox {m}\), whereas for varied tube diameter is about 16.6, 5.6 and 19.72 %, respectively. The average relative improvement in the time duration reduction of victim output, for varied tube diameters, is about 21.7 % by using a thermally-aware model instead of a temperature-independent model of an SWCNT bundle resistance.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11

Similar content being viewed by others

References

  1. Srivastava, N., Banerjee, K.: Performance analysis of carbon nanotube interconnects for VLSI applications. In: IEEE International Conference on Computer-Aided Design, pp. 383–390 (2005)

  2. Marulanda, J.M.: Electronic Properties of Carbon Nanotubes. InTech, Vukovar (2011)

    Book  Google Scholar 

  3. Kreupl, F., Graham, A.P., Liebau, M., Duesberg, G.S., Seidel, R., Unger, E.: Carbon nanotubes for interconnect applications. IEDM Technical Digest. In: IEEE International Electronic Devices Meeting, pp. 683–686 (2004)

  4. Steinhogl, W., Schindler, G., Steinlesberger, G., Tranving, M., Engelhardt, M.: Comprehensive study of the resistivity of copper wires with lateral dimensions of 100 nm and smaller. J. Appl. Phys. 97, 023706-1–023706-7 (2005)

    Article  Google Scholar 

  5. Rai, M.K., Sarkar, S.: Influence of tube diameter on carbon nanotube interconnects delay and power output. Phys. Status Solidi A 208(3), 735–739 (2011)

    Article  Google Scholar 

  6. Li, H., Banerjee, K.: High frequency analysis of carbon nanotube interconnects and implications for on-chip inductor design. IEEE Trans. Electron Device 56(10), 2202–2214 (2009)

    Article  Google Scholar 

  7. McEuen, P.L., Fuhrer, M.S., Park, H.: Single-walled carbon nanotube electronics. IEEE Trans. Nanotechnol. 1(1), 78–85 (2002)

    Article  Google Scholar 

  8. Li, J., et al.: Bottom-up approach for carbon nanotube interconnects. Appl. Phys. Lett. 82(15), 2491–2493 (2003)

    Article  Google Scholar 

  9. Massoud, Y., Nieuwoudt, A.: Performance analyses of optimized carbon nanotube interconnect. In: IEEE Symposium on Circuits and Systems, ISCAS, pp. 792–795 (2008)

  10. Rai, M.K., Sarkar, S.: Influence of distance between adjacent tubes on SWCNT bundle interconnects delay and power dissipation. J. Comput. Electron. 12(4), 796–802 (2013)

    Article  Google Scholar 

  11. Im, S., Srivastava, N., Banerjee, K., Goodson, K.E.: Scaling analysis of multilevel interconnect temperatures for high performance ICs. IEEE Trans. Electron Device 52(12), 2710–2719 (2005)

    Article  Google Scholar 

  12. Pop, E., Mann, D., Reifenberg, J., Goodson, K., Dai, H.: Electro-thermal transport in metallic single-wall carbon nanotubes for interconnect applications. In: IEEE International Electron Devices Meeting (IEDM), pp. 253–256 (2005)

  13. Pop, E., Mann, D., Cao, J., Wang, Q., Goodson, K., Dai, H.: Negative differential conductance and hot phonons in suspended nanotube molecular wires. Phys. Rev. Lett. 95, 155505:1–155505:4 (2005)

    Article  Google Scholar 

  14. Hosseini, A., Shabro, V.: Thermally-aware modeling and performance evaluation for single-walled carbon nanotube-based interconnects for future high performance integrated circuits. Microelectron. Eng. 87, 1955–1962 (2010)

    Article  Google Scholar 

  15. Choongho, Y., Shi, L., Yao, Z., Deyu, L., Majumdar, A.: Thermal conductance and thermo power of an individual single wall carbon nanotube. Nano Lett. 5, 1842–1846 (2005)

    Article  Google Scholar 

  16. Rossi, D., Cazeaux, J.M., Metra, C., Lombardi, F.: Modeling crosstalk effects in CNT bus architectures. IEEE Trans. Nanotechnol. 6(2), 133–145 (2007)

    Article  Google Scholar 

  17. Pu, S.-N., Yin, W.-Y., Mao, J.-F., Senior, Liu, Q.H.: Crosstalk prediction of single- and double-walled carbon-nanotube (SWCNT/DWCNT) bundle interconnects. IEEE Trans. Electron Devices 56(4), 560–568 (2009)

    Article  Google Scholar 

  18. Das, D., Rahaman, H.: Analysis of crosstalk in single- and multiwalz carbon nanotube interconnects and its impacton gate oxide reliability. IEEE Trans. Nanotechnol. 10(6), 1362–1370 (2011)

    Article  Google Scholar 

  19. Rai, M.K., Sarkar, S.: Temperature dependant crosstalk analysis in coupled single-walled carbon nanotube (SWCNT) bundle interconnects. Int. J. Circ. Theory Appl. 43(10), 1367–1378 (2015). doi:10.1002/cta.2013

    Article  Google Scholar 

  20. Burke, P.J.: Luttinger liquid theory as a model of the gigahertz electrical properties of carbon nanotubes. IEEE Trans. Nanotechnol. 1(3), 129–144 (2002)

    Article  Google Scholar 

  21. Wei, B.Q., Vajta, R., Ajayan, P.M.: Reliability and current carrying capacity of carbon nanotubes. Appl. Phys. Lett. 79(8), 1172–1174 (2001)

    Article  Google Scholar 

  22. Srivastava, N., Banerjee, K.: A comparative scaling analysis of metallic and carbon nanotube interconnections for nanometer scale VLSI technologies. In: Proceedings of the 21st International VLSI Multilevel Interconnect Conference (VMIC): Waikoloa, HI, pp. 393–398 (2004)

  23. Yao, Z., Kane, C.L., Dekker, C.: High-field electrical transport in single wall carbon nanotubes. Phys. Rev. Lett. 84(13), 2941(4) (2000)

    Article  Google Scholar 

  24. Park, J.Y., Rosenblatt, S., Yaish, Y., Sozonova, V., Ustanel, H., Braig, S., Arias, T.A., Brouwer, P.W., McEuen, P.L.: Electron phonon scattering in metallic single-walled carbon nanotubes. Nano Lett. 4(3), 517–520 (2004)

    Article  Google Scholar 

  25. Javey, A.: High-field quasibalistic transport in short carbon nanotubes. Phys. Rev. Lett. 92, 106804 (2004)

    Article  Google Scholar 

  26. Banerjee, K., Srivastava, N.: Are carbon nanotubes the future of VLSI interconnections? In: 43rdACM IEEE DAC Conference Proceedings. San Francisco, CA, pp. 809–814 (2006)

  27. Raychoudhury, A., Roy, K.: Modelling of metallic carbon nanotube interconnects for circuit simulations and comparison with Cu interconnects for scaled technologies. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 25(1), 58–65 (2006)

    Article  Google Scholar 

  28. Li, H., Yin, W.-Y., Banerjee, K., Mao, J.-F.: Circuit modeling and performance analysis of multi-walled carbon nanotube interconnects. IEEE Trans. Electron Devices 55(6), 1328–1337 (2008)

    Article  Google Scholar 

  29. Giancoli, D.: Electric currents and resistance. In: Phillips, J. (ed) Physics for Scientists and Engineers with Modern Physics, 4th edn. Prentice Hall: Upper Saddle River, p. 658. ISBN 0-13-149508-9 (1984)

  30. Predictive technology model (PTM) [Online]. www.eas.asu.edu/~ptm/

  31. Wong, S.-C., Lee, G.-Y., Ma, D.-J.: Modeling of interconnect capacitance, delay, and crosstalk in VLSI. IEEE Trans. Semicond. Manuf. 13(1), 108–111 (2000)

    Article  Google Scholar 

  32. Kaushik, B.K., Sarkar, S.: Crosstalk analysis for a CMOS gate driven inductively and capacitively coupled interconnects. Microelectron. J. 39, 1834–1842 (2008)

    Article  Google Scholar 

  33. Naeemi, A., Meindl, J.D.: Design and performance modeling forsingle-walled carbon nanotubes as local, semiglobal, and global intercon-nects in gigascale integrated systems. IEEE Trans. Electron Devices 54(1), 26–37 (2007)

    Article  Google Scholar 

  34. Chandel, R., Sarkar, S., Agarwal, R.P.: Delay, management. power, voltage-scaled. of driven repeater, interconnects. long. Int. J. Model. Simul. 27, 333339 (2007)

    Google Scholar 

  35. El-Moursy, M.A., Friedman, E.G.: Power characteristics of inductive interconnect. IEEE Trans. VLSI Syst. 1212, 12951306 (2004)

    Google Scholar 

  36. Dhiman, R., Chandel, R.: Design Challenges in Subthreshold Interconnect Circuits: Compact Models and Performance Investigations for Subthreshold Interconnects, Springer, XIII, 113 p. 45 illus., ISBN: 978-81-322-2131-9 (2015)

  37. Shin, Y., Kim, K.O.: Analysis of power consumption in VLSI global interconnects. In: IEEE International Symposium on Circuits and System, vol. 5, pp. 4713–4716 (2005). doi:10.1109/ISCAS.2005.1465685

  38. Rai, M.K, Spandana, G., Nivedita, Sarkar S.: Power dissipation in SWCNT-interconnect. In: International Conference on Computer and Devices for Communication, pp. 1–4, ISBN:978-1-4244-5073-2 (2009)

  39. Agarwal, K., Sylvester, D., Blaauw, D.: Modeling and analysis of crosstalk noise in coupled RLC interconnects. IEEE Trans. Comput. Added Des. Integr. Circ. Syst. 25(5), 892–901 (2006)

    Article  Google Scholar 

  40. Tang, K.T., Friedman, E.G.: Peak crosstalk noise estimation in CMOS VLSI circuits. In: Proceedings of ICECS’99, The 6th IEEE International Conference on Electronics, Circuits and Systems, vol. 3, pp. 1539–1542 (1999)

  41. Kaushik, B.K., Agarwal, R.P., Sarkar, S., Joshi, R.C., Chauhan, D.S.: Repeater insertion in crosstalk-aware inductively and capacitively coupled interconnects Jun. Int. J. Circ. Theory Appl. 39(6), 629–647 (2011)

    Article  Google Scholar 

  42. Rai, M.K., Khanna, R., Sarkar, S.: Crosstalk analysis in CNT bundle interconnects for VLSI application. IEEJ Trans. Electr. Electron. Eng. 9(4), 391–397 (2014)

    Article  Google Scholar 

  43. Venkatesan, R., Davis, J.A., Meindl, J.D.: Compact distributed RLC interconnect models—part IV: unified models for time delay, crosstalk, and repeater insertion. IEEE Trans. Electron. Devices 50, 1094–1102 (2003)

    Article  Google Scholar 

  44. Kaushik, B.K., Sarkar, S.: Crosstalk analysis for a CMOS-gate-driven coupled interconnects. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 27(6), 1150–1154 (2008)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Electronics and Communication Engineering, Thapar University, Patiala, 147004, India

    Mayank Kumar Rai

  2. Department of Electronics and Communication Engineering, Indian Institute of Technology Roorkee, Roorkee, 247667, India

    Brajesh Kumar Kaushik

  3. Department of Electronics and Computer Engineering, Indian Institute of Technology Roorkee, Roorkee, 247667, India

    Sankar Sarkar

Authors
  1. Mayank Kumar Rai
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Brajesh Kumar Kaushik
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Sankar Sarkar
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Mayank Kumar Rai.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Rai, M.K., Kaushik, B.K. & Sarkar, S. Thermally aware performance analysis of single-walled carbon nanotube bundle as VLSI interconnects. J Comput Electron 15, 407–419 (2016). https://doi.org/10.1007/s10825-016-0793-6

Download citation

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10825-016-0793-6

Keywords

Search

Navigation