Skip to main content
Log in

Making use of semiconductor manufacturing process variations: FinFET-based physical unclonable functions for efficient security integration in the IoT

  • Published:
Analog Integrated Circuits and Signal Processing Aims and scope Submit manuscript

Abstract

In a typical design environment, semiconductor manufacturing variations are considered as challenges for nanoelectronic circuit design engineers. This has led to multi-front research on process variations analysis and its mitigations. As a paradigm shift of that trend the present article explores the use of semiconductor manufacturing variations for enhancing security of systems using FinFET technology as an example. FinFETs were introduced to replace high-\(\kappa \) transistors in nanoelectronic applications. From microprocessors to graphic processing units, FinFETs are being used commercially today. Along with the technological advancements in computing and networking, the number of cyber attacks has also increased. Simultaneously, numerous implementations of the Internet of Things are already present. In this environment, one small security flaw is enough to place the entire network in danger. Encrypting communications in such an environment is vital. Physical unclonable functions (PUFs) can be used to encrypt device to device communications and are the main focus of this paper. PUFs are hardware primitives which rely on semiconductor manufacturing variations to generate characteristics which are used for this purpose. Two different designs of a ring oscillator PUF are introduced, one with low power consumption trading off device performance and one high-performance trading off device power consumption. There is an 11% decrease in power consumption with the low power model along with a simple design and fabrication. Performance of the device can be increased with almost no increase in power consumption.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15

Similar content being viewed by others

References

  1. Agrawal, N., Liu, H., Arghavani, R., Narayanan, V., & Datta, S. (2015). Impact of variation in nanoscale silicon and non-silicon FinFETs and Tunnel FETs on device and SRAM performance. IEEE Transactions on Electron Devices, 62(6), 1691–1697. doi:10.1109/TED.2015.2406333.

    Article  Google Scholar 

  2. Aman, M. N., Chua, K. C., & Sikdar, B. (2016). Physical unclonable functions for IoT security. In Proceedings of the 2nd ACM international workshop on IoT privacy, trust, and security (pp. 10–13).

  3. Atzoria, L., Ierab, A., & Morabito, G. (2010). The internet of things: A survey. Elsevier Computer Networks, 54(15), 2787–2805. doi:10.1016/j.comnet.2010.05.010.

    Article  Google Scholar 

  4. Bhanushali, K., & Davis, W. R. (2015). FreePDK15: An open-source predictive propcess design kit for 15 nm FinFET technology. In Proceedings of the 15th international symposium on physical design (ISPD) (pp. 165–170).

  5. Bohr, M. T., Chau, R. S., Ghani, T., & Mistry, K. (2007). The high-\(\kappa \) solution. IEEE Spectrum, 10(10), 29–35.

    Article  Google Scholar 

  6. Chen, A. (2015). Utilizing the variability of resistive random access memory to implement reconfigurable physical unclonable functions. IEEE Electron Device Letters, 36(2), 138–140.

    Article  Google Scholar 

  7. Clavier, C., & Gaj, K. (2009). Cryptographic hardware and embedded systems. Springer. doi:10.1007/978-3-642-04138-9.

  8. Gao, Y., Ranasinghe, D. C., Al-Sarawi, S. F., Kavehei, O., & Abbott, D. (2016). Emerging physical unclonable functions with nanotechnology. IEEE Access, 4, 61–80. doi:10.1109/ACCESS.2015.2503432.

    Article  Google Scholar 

  9. Hori, Y., Yoshida, T., Katashita, T., & Satoh, A. (2010). Quantitative and statistical performance evaluation of arbiter physical unclonable functions on FPGAs. In Proceedings of the international conference on reconfigurable computing and FPGAs (pp. 298–303).

  10. Kougianos, E., Mohanty, S. P., Coelho, G., Albalawi, U., & Sundaravadivel, P. (2016). Design of a high-performance system for secure image communication in the internet of things. IEEE Access, 4, 1222–1242. doi:10.1109/ACCESS.2016.2542800.

    Article  Google Scholar 

  11. Kovatsch, M., Lanter, M., & Shelby, Z. (2014). Californium: Scalable cloud services for the internet of things with coap. In Proceedings of the 2014 international conference on the internet of things (IOT) (pp. 1–6). doi:10.1109/IOT.2014.7030106.

  12. Lammers, D. (2015). Moore’s law milestones. IEEE Spectrum. https://spectrum.ieee.org/tech-history/silicon-revolution/moores-law-milestones.

  13. Maiti, A., Casarona, J., McHale, L., & Schaumont, P. (2010). A large scale characterization of RO-PUF. In Proceedings of the IEEE international symposium on hardware-oriented security and trust (HOST) (pp. 94–99).

  14. Maiti, A., & Schaumont, P. (2009). Improving the quality of a physical unclonable function using configurable ring oscillators. In Proceedings of the international conference on field programmable logic and applications (pp. 703–707).

  15. Maiti, A., & Schaumont, P. (2010). Improved ring oscillator PUF: An FPGA-friendly secure primitive. Journal of Cryptography, 24(2), 375–397. doi:10.1007/s00145-010-9088-4.

    MATH  MathSciNet  Google Scholar 

  16. Mohanty, S. P. (2015). Nanoelectronic mixed-signal system design. New York: McGraw-Hill Education. ISBN: 9780071825719.

    Google Scholar 

  17. Mohanty, S. P., Choppali, U., & Kougianos, E. (2016). Everything you wanted to know about smart cities. IEEE Consumer Electronics Magazine, 5(3), 60–70. doi:10.1109/MCE.2016.2556879.

    Article  Google Scholar 

  18. Mohanty, S. P., Ranganathan, N., & Chappidi, S. K. (2003). Peak power minimization through datapath scheduling. In Proceedings of the IEEE computer society annual symposium on VLSI (pp. 121–126).

  19. Natarajan, S., Agostinelli, M., Akbar, S., Bost, M., Bowonder, A., Chikarmane, V., et al. (2014). A 14 nm logic technology featuring 2nd-generation FinFET transistors, air-gapped interconnects, self-aligned double patterning and a 0.0588 m2 SRAM cell size. In Proceedings of the 2014 IEEE international electron devices meeting (pp. 3.7.1–3.7.3). doi:10.1109/IEDM.2014.7046976.

  20. National Intelligence Council. (2008). Conference report: Six technologies with potential impacts on US interests out to 2025. Disruptive Civil Technologies. https://fas.org/irp/nic/disruptive.pdf.

  21. O’Neill, M. (2016). Insecurity by design: Today’s IoT device security problem. Engineering, 2(1), 48–49.

    Article  Google Scholar 

  22. Paul, B. C., Fujita, S., Okajima, M., Lee, T., Wong, H. S. P., & Nishi, Y. (2007). Impact of process variation on nanowire and nanotube device performance. In Proceedings of the 2007 65th annual device research conference (pp. 269–270). doi:10.1109/DRC.2007.4373749.

  23. Rahman, M. T., Forte, D., Fahrny, J., & Tehranipoor, M. (2014). ARO-PUF: An aging-resistant ring oscillator PUF design. In Proceedings of the design, automation test in Europe conference exhibition (DATE) (pp. 1–6).

  24. Sahoo, S. R., Kumar, S., & Mahapatra, K. (2016). A modified configurable RO PUF with improved security metrics. In Proceedings of the 2nd IEEE international symposium on nanoelectronic and information systems (pp. 320–324). doi:10.1109/iNIS.2015.37.

  25. Song, T., Rim, W., Jung, J., Yang, G., Park, J., Park, S., et al. (2015). A 14 nm finfet 128 mb sram with V\(_{MIN}\) enhancement techniques for low-power applications. IEEE Journal of Solid-State Circuits, 50(1), 158–169. doi:10.1109/JSSC.2014.2362842.

    Article  Google Scholar 

  26. Suh, G. E., & Devadas, S. (2007). Physical unclonable functions for device authentication and secret key generation. In Proceedings of the 44th ACM/IEEE design automation conference (pp. 9–14).

  27. Sundaravadivel, P., Mohanty, S. P., Kougianos, E., & Albalawi, U. (2016). An energy efficient sensor for thyroid monitoring through the IoT. In Proceedings of the 17th international conference on thermal, mechanical and multi-physics simulation and experiments in microelectronics and microsystems (EuroSimE) (pp. 1–4). doi:10.1109/EuroSimE.2016.7463377.

  28. Wallrabenstein, J. R. (2016). Practical and secure IoT device authentication using physical unclonable functions. In Proceedings of the 2016 IEEE 4th international conference on future internet of things and cloud (FiCloud) (pp. 99–106). doi:10.1109/FiCloud.2016.22.

  29. Yanambaka, V. P., Mohanty, S. P., & Kougianos, E. (2016). Novel FinFET based physical unclonable functions for efficient security in internet of things. In Proceedings of the 2nd IEEE international symposium on nanoelectronic and information systems (iNIS) (pp. 172–177).

Download references

Acknowledgements

The current paper is based on a previous conference presentation [29]. The current paper utilizes a 15 nm FinFET PDK in contrast to the previous presentation which used a 32 nm FinFET model for the design.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Saraju P. Mohanty.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Yanambaka, V.P., Mohanty, S.P. & Kougianos, E. Making use of semiconductor manufacturing process variations: FinFET-based physical unclonable functions for efficient security integration in the IoT. Analog Integr Circ Sig Process 93, 429–441 (2017). https://doi.org/10.1007/s10470-017-1053-9

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10470-017-1053-9

Keywords

Navigation