Skip to main content
Log in

A Low-Power Reconfigurable Analog Filter for UMTS/WLAN Receivers

  • Published:
Analog Integrated Circuits and Signal Processing Aims and scope Submit manuscript

Abstract

A low-power analog filter able to be reconfigured in order to be used in UMTS and WLAN applications is reported. The 4th order low-pass continuous-time filter is going to be included in the receiver path of a reconfigurable terminal. The filter is made up by the cascade of two Active-G$_m$-RC low-pass biquadratic cells. The unity-gain-bandwidth of the opamps embedded in the Active-G$_m$-RC cells is comparable to the filter cut-off frequency. Thus, the power consumption of the opamp can be strongly reduced. In addition, the filter can be programmed in order to process UMTS and WLAN signals, while a little area overhead is required since the filter can share capacitors as well as opamps in both operations modes. The cut-off frequency deviation due to the technological spread, aging and temperature variation is adjusted by using a tuning circuit.The full device in a 0.13 μ$m CMOS technology occupies a 2.8 mm2area.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. “Enabling technologies for wireless reconfigurable terminals” Italian National Program FIRB, Contract RBNE01F582, webpage: http://ims.unipv.it/firb/.

  2. S. D'Amico and A. Baschirotto, “A 0.13 μ m CMOS low-voltage reconfigurable filter for UMTS/WLAN transmitters.” IEEE WoWcas 2004, Vancouver (Canada) May 2004.

  3. T. Hollman, S. Lindfors, M. Länsirinne, J. Jussila, and K.A.I. Halonen, “A 2.7-V CMOS dual-mode baseband filter for PDC and WCDMA”, IEEE Journal of Solid- State Circuit, vol. 36, pp. 1148–1153, 2001.

  4. Atsushi Yoshizawa and Yannis P. Tsividis, “Anti-blocker design techniques for MOSFET-C filters for direct conversion receivers.” IEEE Journal of Solid-State Circuit, vol. 37, no. 3, pp. 357–364, 2002.

    ISI  Google Scholar 

  5. A.M. Durham, J.B. Highes, and W. Redman-White, “Circuit architectures for high- linearity monolithic continuous-time filtering.” IEEE Transactions on Circuit and System-II: Analog and Digital Signal Processing, vol. 39, no. 9, pp. 651–657, 1992.

    Google Scholar 

  6. S. D'Amico, A. Baschirotto, and A. Gola, “An improved Active-Gm-R-C high frequency low-noise continuous-time biquad cell.” USA patent 30/11/2002.

  7. S. D'Amico and A. Baschirotto, “An Active-Gm-RC Continuous-Time Biquad Low-Pass Cell” IEEE ICECS 2003, Sharjah (United Arab Emirates), December 2003.

  8. S. D'Amico, V. Giannini, and A. Baschirotto “An algorithm for the automatic design and the power optimisation of Active-Gm-RC continuous-time biquadratic cells.” IEEE NEWCAS 2004, Montreal (Canada), June 2004.

  9. T. Tsukutani, M. Ishida, S. Tsuiki, and Y. Fukui, “Current-mode biquad without external passive elements.” Electronics Letters, vol. 32, no. 3, pp. 197–198, 1996.

    Article  ISI  Google Scholar 

  10. K. Radhakrishna Rao and S. Srinivasan, “A bandpass filter using the operational amplifier pole.” IEEE J. of Solid-State Circuits, pp. 245–246, 1973.

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Stefano D'amico.

Rights and permissions

Reprints and permissions

About this article

Cite this article

D'amico, S., Giannini, V. & Baschirotto, A. A Low-Power Reconfigurable Analog Filter for UMTS/WLAN Receivers. Analog Integr Circ Sig Process 46, 65–72 (2006). https://doi.org/10.1007/s10470-005-4586-2

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10470-005-4586-2

Key Word

Navigation