Abstract
Because the semiconductor speed increases continuously, more usage of low-k dielectric materials to enhance the performance in Cu chips has taken place over the past few years. The implementation of copper (Cu) as an interconnect, in conjunction with the ultra-low-k materials as interlevel dielectrics or intermetal dielectrics in the fabrication of ultra-large-scale integrated circuits, has been used in the semiconductor community worldwide, especially for high-speed devices. The objective of this study is to investigate the under bump metallurgy (UBM) characterization with low-k dielectric material used in damascene Cu-integrated circuits. This paper focuses on electroless Ni/Au, Cu/Ta/Cu, and Ti/ Ni(V)/Cu/Au UBM fabrication on 8-in. damascene Cu wafers and flip chip package reliability with Pb-bearing and Pb-free solders. The interfacial diffusion study and bump shear test were carried out to evaluate the bump bonding, and the failure was analyzed with optical microscopy, scanning electron microscopy (SEM), and transmission electron microscopy (TEM). In order to investigate the thermal stability of the UBM system with Pb-free solder, high-temperature aging (above the melting temperature) was performed and each interface between the solder and UBM was observed with optical microscopy, SEM, and TEM, respectively. The failures observed and the modes are reported in the paper.
Similar content being viewed by others
References
G. Deltoro and N. Sharif, Proc. The 1999 IEMT/IMC Symposium, pp.185–188, Japan (1999).
Anatomy of a Breakthrough: How Copper Came of Age, IBM Research, vol. 35, no. 4, (1997).
Assembly & Packaging Update, International Technology Roadmap for Semiconductors (2001).
Jamin Ling, Joseph Sanchez, Ralph Moyer, Mark Bachman, Dave Stepniak, and Pete Elenius (paper presented at Proc. 52nd Electronic Components & Technology Conf., May 2002, San Diego, CA).
P.R. Subramanian and D.E. Laughlin, Bull. Phase Diagram 10, 652 (1989).
C.Y. Liu, K.N. Tu, T.T. Sheng, C.H. Tung, D.R. Frear, and P. Eleniu, J. Appl. Phys. 87, 750 (2000).
S.-Y. Jang, J. Wolf, W.-S. Kwon, and K.-W. Paik (Paper presented at Proc. 52nd Electronic Components & Technology Conf., May 2002, San Diego, CA).
S.W. Yoon, J.H. Kim, S.W. Jeong, and H.M. Lee, Mater. Trans., JIM 44, 290 (2003).
J.-W. Nah and K.-W. Paik, IEEE Trans. Components Packaging Technologies 25, 32 (2002).
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Yoon, S.W., Kripesh, V., Jeffery, S.Y.J. et al. Under bump metallurgy study on copper/low-k dielectrics for fine pitch flip chip packaging. J. Electron. Mater. 33, 1144–1155 (2004). https://doi.org/10.1007/s11664-004-0116-8
Received:
Accepted:
Issue Date:
DOI: https://doi.org/10.1007/s11664-004-0116-8