Abstract
In order to meet superior performance metrics along with denser logic integration and device miniaturization, FPGAs have become more susceptible to transistor related aging, coupled with manufacturing defects owing to increased complexity in photolithographic techniques, thereby reducing the reliability and lifetime. In this paper, we propose certain built-in circuit techniques that are integrated with the original design, to localize the source of any hard or soft errors, if any, with tolerable penalty in performance, against acceptable time and/or hardware redundancy. Circuit realization on FPGA has been achieved through primitive instantiation and constrained placement, such that the exact location from which the fault has emanated can be traced, and bypassed for mapping any subsequent logic on the same FPGA. The adopted design paradigm which had earlier proved its potential for high performance FPGA based designs, has now been adopted to facilitate fault localization.
Similar content being viewed by others
References
Ahmed T, Kundarewich PD, Anderson JH (2009) Packing techniques for virtex-5 FPGAs. ACM Trans Reconfigurable Technol Syst Art 18 2(3):18:1–18:24
Basha BC, Pillement S, Piestrak SJ (2015) Fault-aware configurable logic block for reliable reconfigurable FPGAs. In: Proceedings of the IEEE international symposium on circuits and systems, pp 2732–2735
Cattell K, Muzio J (1991) Technical Report: Tables of linear cellular automata for minimal weight primitive polynomials of degrees up to 300. Issue: 163 University of Victoria (B.C.), Department of Computer Science
Chaudhuri PP, Chowdhury DR, Nandi S, Chattopadhyay S (1997) Additive cellular automata theory and its application. IEEE Computer Society Press, vol 1
Ehliar A (2010) Optimizing Xilinx designs through primitive instantiation. In: Proceedings of the 7th FPGAworld conference, pp 20–27
Guild HH (1971) Fast versatile binary comparator array. Electron Lett 7(9):225–226
Gupte A, Vyas S, Jones PH (2015) A Fault-Aware toolchain approach for FPGA fault tolerance. ACM Trans Design Autom Elect Syst 20(2):32:1–32:22
Kyriakoulakos K, Pnevmatikatos D (2009) A novel SRAM-based FPGA architecture for efficient TMR fault tolerance support. In: Proceedings of the 19th international conference on field programmable logic and applications, pp 193–198
Lala PK, Burress AL (2003) Self-checking logic design for FPGA implementation. IEEE Trans Instrum Meas 52(5):1391–1398
Modi H, Athanas P (2015) In-system testing of Xilinx 7-series FPGAs: part 1-logic. In: Proceedings of the IEEE international conference for military communications, pp 477–482
Nazar GL, Carro L (2012) Fast error detection through efficient use of hardwired resources in FPGAs. In: Proceedings of the 17th IEEE European test symposium, pp 1–6
Palchaudhuri A, Chakraborty RS (2016) High performance integer arithmetic circuit design on FPGA: architecture, implementation and design automation. Springer, India
Palchaudhuri A, Dhar AS (2016) Efficient implementation of scan register insertion on integer arithmetic cores for FPGAs. In: Proceedings of the 29th international conference on VLSI design, pp 433–438
Rao PMB, Amouri A, Kiamehr S, Tahoori MB (2013) Altering LUT configuration for wear-out mitigation of FPGA-mapped designs. In: Proceedings of the 23rd international conference on field programmable logic and applications, pp 1–8
Saposhnikov VV, Saposhnikov VV, Dmitriev A, Goessel M (1998) Self-dual duplication for error detection. In: Proceedings 7th Asian test symposium, pp 296–300
Xilinx Incorporated 7 Series FPGAs Configurable Logic Block User Guide UG474 (v1.8) Sep. 27, 2016, [Online]. Available: https://www.xilinx.com/support/documentation/user_guides/ug474_7Series_CLB.pdf
Author information
Authors and Affiliations
Corresponding author
Additional information
Responsible Editor: M. B. Tahoori
Rights and permissions
About this article
Cite this article
Palchaudhuri, A., Dhar, A.S. Built-In Fault Localization Circuitry for High Performance FPGA Based Implementations. J Electron Test 33, 529–537 (2017). https://doi.org/10.1007/s10836-017-5671-z
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10836-017-5671-z