Skip to main content
Log in

Fault Coverage Analysis of Peak-Detector Based BIST for RF LNAs

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

Analog and mixed-signal testing is becoming an important issue that affects both the time-to-market and the product cost of many SoCs. In order to provide an efficient testing method for 865–870 MHz low noise amplifiers (LNAs), which constitute a mixed-signal circuit, a novel BIST method is developed. This BIST can be easily implemented with a RF peak detector and two comparators. The circuit used in the test and the LNA are designed using 0.35 µm CMOS technology. The simulation results show higher fault coverage than that of previous test methods. A total of twenty eight short and open (catastrophic) faults and eleven variation parameters have been introduced into the LNA, giving fault coverage of 100% for catastrophic faults and parametric variation. Thus, it provides an efficient structural test, which is suitable for a production test in terms of an area overhead, a test accessibility, and test time.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16
Fig. 17
Fig. 18

Similar content being viewed by others

References

  1. Akbay SS, Chatterjee A (2005) Built-in test of RF components using mapped feature extraction sensors. VLSI Test Symposium 243–248.

  2. Bhattacharya, S Chatterjee A (2004). Use of embedded sensors for built-in-test of RF circuits. International Test Conference 801–809.

  3. Chun-Lung H, Yiting L, Shu-Wei W (2005) Built-in self-test for phase-locked loops. IEEE Trans Instrum Meas 54(3):996–1002

    Article  Google Scholar 

  4. Fan X, Onabajo M, Fernández-Rodríguez FO, Silva-Martinez J, Sánchez-Sinencio E (2008) A current injection built-in test technique for rf low-noise amplifiers. IEEE Trans Circuits Syst—I 55(7):1794–1804, regular papers

    Article  Google Scholar 

  5. Gopalan A, Das T, Washburn C, Mukund PR (2005) An ultra-fast, on-chip BIST for RF low noise amplifiers. VLSI design 485–490.

  6. Huang JL, Pan CY, Cheng KT (1999) Specification back-propagation and its application to DC fault simulation for analog/mixed-signal circuits. Proc. IEEE VLSI Test Symp 220–225.

  7. Kim S, Soma M (2001) An all-digital built-in self-test for high-speed phase-locked loops. IEEE Trans Circuits Syst II: analog digit signal process 48(2):141–150

    Article  Google Scholar 

  8. Liobe J, Margala M (2004) Fault diagnosis of a GHz CMOS LNA using high-speed ADC-based BIST, Proc. Proceedings. IEEE International Workshop on Current and Defect Based Testing (IEEE Cat. No.04EX1004) 85–89.

  9. Mateo D, Altet J, Aldrete-Vidrio E (2007) Electrical characterization of analogue and RF integrated circuits by thermal measurements microelectronics journal 38:151–156.

  10. Olajumoke Shade A, Saurabh S, du Plessis Monuko (2006) Design and implementation of a CMOS automatic gain control amplifier. S Afr J Sci 102:606–614

    Google Scholar 

  11. Ryu J, Kim B (2004) A new design for built-in selftest of 5 GHz low noise amplifiers. Proc System- On-Chip Conference 324–327.

  12. Ryu JY, Kimb BC (2005) Low-cost test technique using a new RF BIST circuit for 4.5–5.5 GHz low noise amplifiers. Microelectron J 36(8):770–777

    Article  Google Scholar 

  13. Soma M (1996) Challenges in analog and mixed-signal fault models. IEEE Circuits Devices Mag 12(1):1–4

    Article  Google Scholar 

  14. Thabet H, Trabelsi H, Masmoudi M, Derbel F (2007) A 3-V, 863–870 MHz Low Noise Amplifier for wireless sensor. Fourth IEEE International Multiconference on Systems, Signals and Devices SSD07, Hammamet, 19–22 March 2007

  15. Valdes-Garcia R, Venkatasubramanian R, Srinivasan J, Silva-Martinez, Sanchez-Sinencio E (2005) A CMOS RF RMS detector for built-in testing of wireless transceivers. VLSI Test Symposium 249–254.

  16. Wang Q, Soma M (2006) RF front-end system gain and linearity Built-in Test, proceedings of the 24th IEEE VLSI Test Symposium (VTS’06).

  17. Yellampalli S, Korivi NS, Marulanda J (2008) Built-in Current Sensor for High Speed Transient Current Testing in Analog CMOS Circuits, IEEE 40th Southeastern Symposium on System Theory MC3.3 University of New Orleans New Orleans, LA, USA, pp.230–234, March 2008

  18. Yen-Chih H, Hsieh-Hung H, Liang-Hung L (2007) A Low-Noise Amplifier with integrated current and power sensors for RF BIST Applications, 25th IEEE VLSI Test Symmposium (VTS’07).

  19. Yin Q, Eisenstadt WR, Fox RM (2004). A translinear-based RF RMS detector for embedded test. Proc. International Symposium on Circuits and Systems 1:245–248.

    Google Scholar 

  20. Zhang T, Eisenstadt WR, Fox RM (2004) A novel 5 GHz RF power detector. Proc. International Symposium on Circuits and Systems 1:897–900.

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to R. M. Ayadi.

Additional information

Responsible Editor: K. Arabi

Rights and permissions

Reprints and permissions

About this article

Cite this article

Ayadi, R.M., Masmoudi, M. Fault Coverage Analysis of Peak-Detector Based BIST for RF LNAs. J Electron Test 26, 37–45 (2010). https://doi.org/10.1007/s10836-009-5129-z

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10836-009-5129-z

Keywords

Navigation