Abstract
A high energy saving and high linearity switching method of successive approximation register analogue-to-digital converters is presented. The proposed method can achieve high energy savings and high linearity due to the fact that the partial floating and split capacitor techniques are combined. This scheme has no reset energy consumption, and achieves purely 98.63% less switching energy and 75% reduction of the total capacitance over the conventional switching scheme. Moreover, the proposed scheme achieves Differential Nonlinearity and Integral Nonlinearity only 0.140LSB and 0.122LSB, respectively.
This is a preview of subscription content, log in via an institution to check access.
References
Yuan, C., & Lam, Y. (2012). Low-energy and area-efficient tri-level switching scheme for SAR ADC. Electronics Letters, 48(9), 482–483.
Sanyal, A., & Sun, N. (2013). SAR ADC with 98% reduction in switching energy over conventional scheme. Electronics Letters, 49(4), 248–250.
Xie, L., Wen, G., Liu, J., & Wang, Y. (2014). Energy-efficient hybrid capacitor switching scheme for SAR ADC. Electronics Letters, 50(1), 22–23.
Ding, Z., Bai, W., & Zhu, Z. (2016). Trade-off between energy and linearity switching scheme for SAR ADC. Analog Integrated Circuits and Signal Processing, 86(16), 121–125.
Zhang, Y., Bonizzoni, E., & Maloberti, F. (2016). Energy-efficient switching method for SAR ADCs with bottom plate sampling. Electronics Letters, 52(9), 690–692.
Acknowledgements
This work was supported by the National Natural Science Foundation of China (61625403, 61574103, 61574105).
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Zhang, J., Zhu, Z. High energy-efficient partial floating capacitor array DAC scheme for SAR ADCs. Analog Integr Circ Sig Process 94, 171–175 (2018). https://doi.org/10.1007/s10470-017-1087-z
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10470-017-1087-z