Skip to main content
SpringerLink
Log in

A new CMOS current-mode controllable-gain square rooting circuit using MOSFET in subthreshold

  • Published:
Analog Integrated Circuits and Signal Processing Aims and scope Submit manuscript

Abstract

A new controllable-gain square rooting circuit using MOS transistors working in weak inversion is proposed. The proposed circuit can be configured to compute the geometric mean between two signals and the square root of the inverse of a signal. Tanner tool is used to confirm the functionality of the circuit in 0.18 µm CMOS TSMC process technology. Simulation results show a 3 dB bandwidth of 2 MHz and a relative error of about 2.4 %. The maximum power consumption is 1.73 µW. The proposed circuit is attractive for low power and low current applications.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8

Similar content being viewed by others

References

  1. Petchakit, W., Lorsawatsiri, A., Kiranon, W., Wongtaychathum, C., & Wardkein, P. (2010). Current-mode squaring, square-rooting and vector summation circuits. AEU - International Journal of Electronics and Communications, 64(5), 443–449.

    Article  Google Scholar 

  2. Riewruja, V., & Kamsri, T. (2009). Square-rooting and absolute function circuits using operational amplifiers. Circuits Devices Systems IET, 3(2), 57–63.

    Article  Google Scholar 

  3. Riewruja, V. (2008). Simple square-rooting circuit using OTAs. Electronics Letters, 44(17), 1000–1002.

    Article  Google Scholar 

  4. Silapan, P., Chanapromma, C. (2011). Multiple ouput CFTAs (MO-CFTAs)-based wide-range linearly/electronically controllable current mode square-rooting circuit. In International Symposium on Intelligent Signal Processing and Communications Systems (ISPACS) (pp. 1–4) 7–9 December 2011.

  5. Surakampontorn, V. R. K. A. W. (1998). A Class AB CMOS square-rooting circuit. International Journal of Electronics, 85(1), 55–60.

    Article  Google Scholar 

  6. Ngamkham, W., Kiatwarin, N., Narksap, W., Sangpisit, W., Kiranon, W. (2008). A linearized source-couple pair transconductor using a low-voltage square root circuit. In 5th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology, (ECTI-CON 2008). (vol. 2, pp. 701–704), 14–17 May 2008.

  7. van der Gevel, M., & Kuenen, J. C. (1994). √x circuit based on a novel, back-gate-using multiplier. Electronics Letters, 30(3), 183–184.

    Article  Google Scholar 

Download references

Acknowledgment

The authors would like to thank KFUPM for supporting this research.

Author information

Authors and Affiliations

  1. Department of Electrical Engineering, King Fahd University of Petroleum and Minerals, Dhahran, 31261, Saudi Arabia

    Eyas Saleh Al-Suhaibani & Munir Ahmad Al-Absi

Authors
  1. Eyas Saleh Al-Suhaibani
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Munir Ahmad Al-Absi
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Munir Ahmad Al-Absi.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Al-Suhaibani, E.S., Al-Absi, M.A. A new CMOS current-mode controllable-gain square rooting circuit using MOSFET in subthreshold. Analog Integr Circ Sig Process 82, 431–434 (2015). https://doi.org/10.1007/s10470-015-0488-0

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10470-015-0488-0

Keywords

Search

Navigation