Abstract
This paper highlights the effect of the constant current source employed in the MOS current-mode logic. This bias current plays a significant role in the functionality of MCML circuits as it gets steered to the different branches present in the circuit. In addition to the variations in the power dissipation and delay generated, this paper also investigates the changes in the swing of the output voltage as the tail current is varied. Simulations are performed for three current values, namely 10 µA, 10 nA, and 10 pA, and their effect on numerous parameters has been discussed. A comparison between CMOS and MCML inverters for these different current values proves the efficiency of MCML at high supply voltages.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Hassan H, Anis M, Elmasry M (2005) Design and optimization of MOS current mode logic for parameter variations. Integr VLSI J 38(3):417–437
Gupta K, Pandey N, Gupta M (2013) Analysis and design of MOS current mode logic exclusive-OR gate using triple-tail cells. Microelectron J 44(6):561–567
Sharroush SM (2016) Performance optimization of MOS current-mode logic. In: International conference on electrical, electronics, and optimization techniques (ICEEOT), IEEE, Mar 2016, pp 2915–2920
Kang SM, Leblebici Y (2003) CMOS digital integrated circuits. Tata McGraw-Hill Education
Musicer JM, Rabaey J (2000) MOS current mode logic for low power, low noise CORDIC computation in mixed-signal environments. In: Proceedings of the 2000 international symposium on low power electronics and design, ACM, Aug 2000, pp 102–107
Badel S, Leblebici Y (2007) Breaking the power-delay tradeoff: design of low-power high-speed MOS current-mode logic circuits operating with reduced supply voltage. In: IEEE international symposium on circuits and systems (ISCAS), May 2007, pp 1871–1874
Vyas K, Jain G, Maurya VK, Mathur R (2015) Illustrative comparison of MCML and CMOS design techniques using tanner EDA. Int J Comput Appl 118(4)
Jain G, Vyas K, Maurya VK, Mathur R (2015) Comparative analysis of universal gates using MCML and CMOS technique. Int J Comput Appl 118(5)
Ali LS, Mahmod ZR (2013) Comparison between MCML and CMOS digital circuits for using ADS simulation. Al-Rafadain Eng J 21(1)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Sharma, A., Dwivedi, D. (2019). Analysis of the Effect of Bias Current on the Performance of MOS Current-Mode Logic Circuits. In: Mishra, S., Sood, Y., Tomar, A. (eds) Applications of Computing, Automation and Wireless Systems in Electrical Engineering. Lecture Notes in Electrical Engineering, vol 553. Springer, Singapore. https://doi.org/10.1007/978-981-13-6772-4_84
Download citation
DOI: https://doi.org/10.1007/978-981-13-6772-4_84
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-13-6771-7
Online ISBN: 978-981-13-6772-4
eBook Packages: EngineeringEngineering (R0)