Skip to main content
SpringerLink
Log in

An offset cancellation technique for comparators using body-voltage trimming

  • Published:
Analog Integrated Circuits and Signal Processing Aims and scope Submit manuscript

Abstract

A novel offset cancellation technique based on body-voltage trimming is presented to be used in the comparators employed in high-speed analog-to-digital converters (ADCs) such as Flash ADCs. The proposed offset cancellation is achieved by body-voltage adjustment using a low-power simple analog control feedback circuit without any additional capacitive loading at the comparator output or complicated digital calibration scheme. The accuracy of the proposed technique is higher than its digital calibration counterparts due to its analog nature. Simulation results in a 1.8 V 0.18 μm CMOS technology show that using the proposed technique the standard deviation of the comparator offset is significantly reduced from 36.2 to 7.1 mV operating at 1 GHz with only 32 μW of power dissipation in the offset cancellation circuit.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10

Similar content being viewed by others

References

  1. Razavi, B., & Wooley, B. A. (1992). Design techniques for high-speed, high-resolution comparators. IEEE Journal of solid state circuits, 27(12).

  2. Van der Plas, G., Decoutere, S., & Donnay, S. (2006). A 0.16pJ/conversion-Step 2.5 mW 1.25 GS/s 4b ADC in a 90 nm digital CMOS process. In IEEE ISSCC on digestive technology papers, San Francisco.

  3. Verbruggen, B., Craninckx, J., Kuijk, M., Wambacq, P., & Van der Plas, G. (2008). A 2.2 mW 5b 1.75 GS/s folding flash ADC in 90 nm digital CMOS. In IEEE ISSCC on digestive technology papers (pp. 252–253).

  4. Chan, C. H., Zhu, Y., Chio, U. F., Sin, S. W., & Martins, R. P. (2009). A voltage-controlled capacitance offset calibration technique for high resolution dynamic comparator. In International SoC design conference (ISOCC) (pp. 392–395, Issue 22–24).

  5. Yao, J., Liu, J., & Lee, H. (2010). Bulk voltage trimming offset calibration for high-speed flash ADCs. IEEE Transactions on Circuits and Systems II Express Briefs, 57(2), 110–114.

    Google Scholar 

  6. Xu, Y., Belostotski, L., & Haslett, J. W. (2011) Offset-corrected 5 GHz CMOS dynamic comparator using bulk voltage trimming: design and analysis. In IEEE 9th international new circuits and systems (newcas) conference, Bordeaux.

  7. Babayan Mashhadi, S., Nasrollaholosseini, S. H., Sepehrian, H., & Lotfi, R. (2011). An offset cancellation technique for comparators using body-voltage trimming. In IEEE 9th international new circuits and systems (NEWCAS) conference, Bordeaux.

  8. Pelgrom, M. J. M., Duinmaijer, A. C. J., & Welbers, A. P. G. (1989). Matching properties of MOS transistors. IEEE Journal of Solid-State Circuits, SC-24, 1433–1439.

    Article  Google Scholar 

  9. Uyttenhove, K., & Steyaert, M. S. J. (2002). Speed-power-accuracy tradeoff in high-speed CMOS ADCs. IEEE Transaction on Circuits and System II, 49(4), 280–286.

    Article  Google Scholar 

  10. Liu, C. C., Chang, S. J., Huang, G. Y., & Lin, Y. Z. (2010). A 10-bit 50-MS/s SAR ADC with a monotonic capacitor switching procedure. IEEE Journal of solid state circuits, 45(4), 731–740.

    Article  Google Scholar 

  11. Johns, D. A., & Martin, K. (1997). Analog integrated circuit design. New York: Wiley.

    Google Scholar 

  12. Enz, C., & Temes, G. C. (1996). Circuit techniques for reducing the effects of Op-Amp imperfections: Autozeroing, correlated double sampling and chopper stabilization. Proceedings of the IEEE, 84(11), 1584–1614.

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Electrical Engineering, Ferdowsi University of Mashhad, Mashhad, Islamic Republic of Iran

    Samaneh Babayan-Mashhadi & Reza Lotfi

Authors
  1. Samaneh Babayan-Mashhadi
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Reza Lotfi
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Samaneh Babayan-Mashhadi.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Babayan-Mashhadi, S., Lotfi, R. An offset cancellation technique for comparators using body-voltage trimming. Analog Integr Circ Sig Process 73, 673–682 (2012). https://doi.org/10.1007/s10470-012-9925-5

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10470-012-9925-5

Keywords

Search

Navigation