Skip to main content
SpringerLink
Log in

Nonlinearity analysis of double multi-bit decided folded resistor string digital-to-analog converter

  • Published:
Analog Integrated Circuits and Signal Processing Aims and scope Submit manuscript

Abstract

This paper presents a double multi-bit decided folded resistor string digital-to-analog converter that notably reduces the number of output voltage nodes compared with the conventional resistor string digital-to-analog converter. A theoretical nonlinearity analysis of the newly proposed topology based on random, zero-mean, and normally distributed resistor mismatches is also presented. The derived equations enable circuit designers to quickly select the most suitable design for their applications by calculating the required resistor mismatch. Monte-Carlo simulation results show strong agreement with theoretical equations and confirm their accuracy.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6

Similar content being viewed by others

References

  1. Liu, D. J., Lin, C. H., Yi, S. C., & Chen, J. J. (2007). A resistor string DAC for video processing. In Third international conference on intelligent information hiding and multimedia signal processing (pp. 503–506).

  2. Hwang, Y. S., Huang, P. H., Hwang, B. H., & Chen, J. J. (2009). An efficient power reduction technique for CMOS flash analog-to-digital converters. Analog Integrated Circuits and Signal Processing, 61(3), 271–278. doi:10.1007/s10470-009-9309-7

    Article  Google Scholar 

  3. Baker, R. J. (2010). CMOS circuit design layout and simulation, 3rd ed. New York: Wiley-IEEE Press.

    Book  Google Scholar 

  4. Chen, C. C., Lu, N. K., Zeng, Y. Z. (2012). Nonlinearity analysis of folded multi-LSB decided resistor string digital to analog converter. Analog Integrated Circuits and Signal Processing, 70(3), 357–367. doi:10.1007/s10470-011-9711-9

    Article  MathSciNet  Google Scholar 

  5. Nejati, B., & Larson, L. (2007). Power/area trade-offs in low-power/low-area unary-R-2R CMOS digital-to-analog converters. In IEEE International symposium on circuits and systems (pp. 1473–1476).

Download references

Acknowledgements

The authors would like to thank the anonymous reviewers for their valuable comments and suggestions to improve the quality of the paper.

Author information

Authors and Affiliations

  1. Department of Electronic Engineering, Chung Yuan Christian University, 32023, Chung-Li, Taiwan

    Chun-Chieh Chen, Nan-Ku Lu & Yi-Zhi Zeng

Authors
  1. Chun-Chieh Chen
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Nan-Ku Lu
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Yi-Zhi Zeng
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Chun-Chieh Chen.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Chen, CC., Lu, NK. & Zeng, YZ. Nonlinearity analysis of double multi-bit decided folded resistor string digital-to-analog converter. Analog Integr Circ Sig Process 74, 643–650 (2013). https://doi.org/10.1007/s10470-012-0012-8

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10470-012-0012-8

Keywords

Search

Navigation