Skip to main content
SpringerLink
Log in

A very high-speed CMOS 4-2 compressor using fully differential current-mode circuit techniques

  • Published:
Analog Integrated Circuits and Signal Processing Aims and scope Submit manuscript

Abstract

This paper presents a new high-speed CMOS 4-2 compressor which is an essential part in fast digital arithmetic integrated circuits. Current-mode techniques have been used to improve the overall performance of the compressor. New fully differential proposed circuit improves speed up to 45% also reduces occupied area in comparison to other high-speed conventional compressor circuits. To evaluate the performance of the proposed circuit, two other structures have been chosen and all of the circuits have been simulated in 0.18 μm standard TSMC CMOS process with 1.8 V power supply voltage.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11

Similar content being viewed by others

References

  1. Prasad, K., & Parhi, K. K. (2001) Low-power 4-2 and 5-2 compressors. In Proceedings of 35th Asilomar conference on signals, systems and computers (Vol. 1, pp. 129–133).

  2. Song, P. J., & Micheli, G. D. (1991). Circuit and architecture trade-offs for high-speed multiplication. IEEE Journal of Solid-State Circuits, 26, 1184–1198.

    Article  Google Scholar 

  3. Chang, C., Gu, J., & Zhang, M. (2004). Ultra low-voltage low-power CMOS 4-2 and 5-2 compressors for fast arithmetic circuits. IEEE Journal of Transactions on Circuits and Systems Part I, 51, 1985–1997.

    Article  Google Scholar 

  4. Nagendra, C., Irwin, M. J., & Owens, R. M. (1996). Area-time-power tradeoffs in parallel adders. IEEE Journal of Transactions on Circuits and Systems Part II, 43, 689–702.

    Article  Google Scholar 

  5. Hsu, S., Mathew, S., Anders, M., Zeydel, B., Oklobdzija, V., Krishnamurthy R., & Borkar S. (2006). A 110 GOPS/W 16-bit multiplier and reconfigurable PLA loop in 90-nm CMOS. IEEE Journal of Solid-State Circuits, 41, 256–264.

    Article  Google Scholar 

  6. Hsiao, S. F., Jiang, M. R., & Yeh, J. S. (1998). Design of high-speed low-power 3-2 counter and 4-2 compressor for fast multipliers. Electronics Letters, 34(4), 341–343.

    Article  Google Scholar 

  7. Radhakrishnan, D., & Preethy, A. P. (2000). Low-power CMOS pass logic 4-2 compressor for high-speed multiplication. In Proceedings of 43rd IEEE midwest symposium on circuits system (Vol. 3, pp. 1296–1298).

  8. Wang, Z., Jullien, G. A., & Miller W. C. (1995). A new design technique for column compression multipliers. IEEE Transactions on Computers, 44, 962–970.

    Article  MATH  Google Scholar 

  9. Veeramachaneni, S., Krishna, K., Avinash, L., Puppala, S., & Srinivas, M. B. (2007). Novel architectures for high-speed and low-power 3-2, 4-2 and 5-2 compressors. In Proceedings of IEEE 20th international conference on VLSI design.

  10. Aliparast, P. & Nasirzadeh, N. (2009). Very high-speed and high-accuracy current-steering CMOS D/A converter using a novel 3-D decoder. Journal of Analog Integrated Circuits and Signal Processing, 60, 195–204.

    Article  Google Scholar 

  11. Pelgrom M. J. M., et al. (1989). Matching properties of MOS transistors. IEEE Journal of Solid-State Circuits, 24(5), 1433–1440.

    Article  Google Scholar 

Download references

Acknowledgments

The authors would like to thank Gh. Z. Fatin and N. Nasirzadeh for their valuable helps during design and implementation of circuits and also the referees for their helpful suggestions and comments.

Author information

Authors and Affiliations

  1. Faculty of Electronics Engineering, Islamic AZAD University of Soofian, Soofian, Iran

    Peiman Aliparast

  2. Faculty of Electrical and Computer Engineering, University of Tabriz, Tabriz, Iran

    Peiman Aliparast, Ziaddin Daie Koozehkanani, Abdolhamid Moallemi Khiavi, Ghader Karimian & Hossein Balazadeh Bahar

Authors
  1. Peiman Aliparast
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Ziaddin Daie Koozehkanani
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Abdolhamid Moallemi Khiavi
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Ghader Karimian
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Hossein Balazadeh Bahar
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Peiman Aliparast.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Aliparast, P., Koozehkanani, Z.D., Khiavi, A.M. et al. A very high-speed CMOS 4-2 compressor using fully differential current-mode circuit techniques. Analog Integr Circ Sig Process 66, 235–243 (2011). https://doi.org/10.1007/s10470-010-9528-y

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10470-010-9528-y

Keywords

Search

Navigation