Abstract
Recently, the slightest damage to a circuit can cause great damage due to the sizes of semiconductor chips becoming smaller. To prevent damage to the circuit, the dicing process for silicon wafer must be controlled. In this study, the relationship between the chipping effect and the force of dicing was analyzed. The rate of chipping decreased with a decrease in the force of dicing. The force of dicing also decreased according to a lower feed rate and higher blade speed. The lower feed rate and the higher blade speed must be controlled to achieve a chip-free process.
Similar content being viewed by others
References
Inasaki I (1999) Dicing of silicon wafer. In: Proceedings of the 1st EUSPEN International Conference, Bremen, Germany, May/June 1999, vol 1, pp 280–281
Tönshoff HK, Schmieden WV, Inasaki I, König W, Spur G (1990) Abrasive machining of silicon. Annals CIRP 39(2):621–635
Ikeno JL, Tani Y, Fukutani A (1991) Development of chipping-free dicing technology applying electrophoretic deposition of ultrafine abrasives. Annals CIRP 40(1):351–354
Miwa T, Inasaki I (1997) Blade wear and wafer chipping in dicing process. In: Proceedings of the Taiwan International Conference on Precision Engineering (ICPE’97), Taipei, Taiwan, November 1997, pp 399–400
Miyajima A, Inasaki I (1989) Precision cut off grinding with a diamond blade. Trans Japan Soc Mech Eng 56:212–216
Watanabe T, Inasaki I (1995) Detection and analysis of groove meandering phenomenon in dicing process. Trans Japan Soc Mech Eng 72:387–388
Acknowledgment
This work was supported by a research grant from Inha University, South Korea.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Kim, SC., Lee, ES., Kim, NH. et al. Machining characteristics on the ultra-precision dicing of silicon wafer. Int J Adv Manuf Technol 33, 662–667 (2007). https://doi.org/10.1007/s00170-006-0499-1
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s00170-006-0499-1