Abstract
Wafer surface dicing chipping can expand to impact chip circuits, which may cause serious defects during the IC assembly process, potentially resulting in IC circuit function failure. Throughout the semiconductor wafer process, the street design of wafer dicing is gradually narrowed, that raising the importance of controlling chipping performance. To obtain the key factor of dicing parameters, this paper studies and evaluates the dicing of a wafer with a street width of 60 µm and thickness of 200 µm using mechanical dicing saw and diamond dicing blade. In this design of experiment, experimental data were analyzed using analysis of variance to obtain key parameters for surface chipping. The results show that high cutting spindle speed of 50,000 rpm with shallow cutting depth of 50 µm provides better surface chipping performance, and improves chipping of abnormal base with a blade dicing saw.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Amri MS, Liew D, Harun F (2010) Chipping free process for combination of narrow saw street (60um) and thick wafer (600um) sawing process. In: Proceedings of the IEEE/CPMT 34th international electronic manufacturing technology symposium (IEMT), Melaka, Malaysia, 30 November–2 December 2010, IEEE, New York, USA, pp 1–5
Asano Y, Matsuo K, Ito H, Higuchi K, Shimokawa K, Sato T (2015) A novel wafer dicing method using metal-assisted chemical etching. In: Proceedings of the IEEE 65th electronic components and technology conference (ECTC), San Diego, USA, 26–29 May, IEEE, New York, USA, pp 853–858
Barnett R, Ansell O, Thomas D (2013) Considerations and benefits of plasma etch based wafer dicing. In: Proceedings of the IEEE 15th electronics packaging technology conference (EPTC), Singapore, Singapore, 11–13 December, IEEE, New York, USA, pp 569–574
Fuegl M, Mackha G, Meissnerb E, Freyb L (2015) Assessment of dicing induced damage and residual stress on the mechanical and electrical behavior of chips. In: Proceedings of the IEEE 65th electronic components & technology conference (ECTC), San Diego, USA, 26–29 May, IEEE, New York, USA, pp 214–219
Hsu HC, Han CJ, Chu LM, Wu SJ, Fu CC, Fu SL, Liu B, Wang CY, Jung PC (2014) An experimental study on dicing 28 nm low-k water using laser grooving technique. In: Proceedings of the IEEE 9th international microsystems, packaging, assembly and circuits technology conference (IMPACT), Taipei, Taiwan, 22–24 October, IEEE, New York, USA, pp 162–165
Kong X, Wang X, Wu C (2014) Diamond sawing process of 12 inch low-K silicon wafer applied in smart card. In: Proceeding of the IEEE 15th international conference on electronic packaging technology (ICEPT), Chengdu, China, 12–15 August, IEEE, New York, USA, pp 885–887
Kumagai M, Uchiyama N, Ohmura E, Sugiura R, Atsumi K, Fukumitsu K (2006) Advanced dicing technology for semiconductor wafer—stealth dicing. In: Proceeding of the IEEE international symposium on semiconductor manufacturing (ISSM), Tokyo, Japan, 25–26 September, IEEE, New York, USA, pp 215–218
Li J, Hwang H, Ahn EC, Chen Q, Kim P, Lee T, Chung M, Chung T (2007) Laser dicing and subsequent die strength enhancement technologies for ultra-thin wafer. In: Proceedings of the IEEE 57th electronic components and technology conference (ECTC), Reno, USA, 29 May–1 June, IEEE, New York, USA, pp 761–766
Liu H, Wei Y, Wang J, Xu S (2016) Investigation of single cut process in mechanical dicing for thick metal wafer. In: Proceedings of the IEEE 17th international conference on electronic packaging technology (ICEPT), Wuhan, China, 16–19 August, IEEE, New York, USA, pp 26–30
Looe SH, Wang SW (2010) development of wafer sawing capability on 2 mil saw street 4 mil thickness with TiNiAg back metal. In: Proceeding of the IEEE/CPMT 34th international electronic manufacturing technology symposium (IEMT), Melaka, Malaysia, 30 November–2 December 2010, IEEE, New York, USA, pp 1–6
Luo JH, Li T, Yao JZ (2008) Dicing saw process study on wafer which has thick aluminum pads on the scribe street. In: Proceedings of the IEEE 10th electronics packaging technology conference (EPTC), Singapore, 9–12 December, IEEE, New York, USA, pp 1253–1257
Shi KW, Yow KY, Khoo R (2011) Developments of blade dressing technique using SiC board for C90 low-k wafer saw. In: Processings of IEEE 13th Electronics Packaging Technlogy Conference (EPTC), Singapore, 7-9 December, IEEE, New York, USA, pp 122–128
Shi KW, Yow KY (2013) The characteristics factory of a wafer dicing blade and its optimized interaction required for singulating high metal stack lowk wafers. In: Proceeding of the IEEE 15th electronics packaging technology conference (EPTC), Singapore, 11–13 December, IEEE, New York, USA, pp 208–212
Takyu S, Fumita Y, Yamamoto D, Yamashita S, Furuta K, Yamashita Y, Tanaka K, Kondo Y (2016) A novel dicing technologies for WLCSP using stealth dicing through dicing tape and back side protection film. In: Proceedings of the IEEE 66th electronic components and technology conference (ECTC), Las Vegas, USA, 31 May–3 June, IEEE, New York, USA, pp 1241–1246
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Su, TJ., Chen, YF., Cheng, JC. et al. Optimizing the dicing saw parameters of 60 μm wafer dicing street. Microsyst Technol 24, 3965–3971 (2018). https://doi.org/10.1007/s00542-017-3553-z
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s00542-017-3553-z