Abstract
This paper presents a brief information on the ASIC implementation of adaptive finite impulse response (FIR) filters based on pipelined distributed arithmetic (DA) architecture. The pipelined sum of partial products of input samples is stored in the lookup table of the DA. The area of the proposed design is reduced by replacing the adder of the shift accumulation unit with the carry-save adder. The throughput rate of the design is increased by having fast clock to the carry-save adder and slow clock to the remaining circuit. The proposed design is implemented in Synopsys 90 nm CMOS technology. The area delay product (ADP), minimum cycle period (MCP), and energy per sample are reduced when compared with the conventional DA-based architectures.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
Hentschel MH, Fettweis G (1999) The digital front—end of software radio terminals. IEEE Personal Commun Mag 6(4):40–46
Vaidyanathan PP (1993) Multirate systems and filter banks. Prentice Hall, Englewood Cliffs, NJ
Croisier A, Esteban DJ, Levilion ME, Rizo V (1973) Digital Filter for PCM Encoded Signals. U.S. Patent 3,777,130, 4 Dec 1973
Zohar S (1973) New hardware realization of non recursive digital filters. IEEE Trans Comput C-22:328–338
White SA (1989) Applications of distributed arithmetic to digital signal processing : a tutorial review. IEEE ASSP Mag 6(3):419
Alled DJ, Yoo H, Krishnan V (2005) LMS adaptive filters using distributed arithmetic for high throughput. IEEE Trans Circuit syst 52(7):1327–1337
Guo R, Debrunner LS (2011) Two high-performance adaptive filter implementation schemes using distributed arithmetic. IEEE Trans Circuits syst II Exp. briefs 58(9):600–604
Meher PK, Park SY (2011) High-throughput pipelined realization of adaptive FIR filter based on distributed arithmetic. In: Proeedings of 2011 IEEE/IFIP 19th International Conference on VLSI, System-on-Chip, (VLSI-SOC11). Oct 2011, pp 428–433
Meher PK (2006) Hardware-efficient systolization of DA-based calculation of finite digital convolution. IEEE Trans Circuits Syst II 53(8):707–711
Mohanty BK, Meher PK (2013) A high-performance energy-efficient architecture for FIR adaptive filter based on new distributed arithmetic formulation of block LMS algorithm. IEEE Trans Signal Process 61(4):921–932
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Naga Jyothi, G., Sriadibhatla, S. (2019). ASIC Implementation of Low Power, Area Efficient Adaptive FIR Filter Using Pipelined DA. In: Panda, G., Satapathy, S., Biswal, B., Bansal, R. (eds) Microelectronics, Electromagnetics and Telecommunications. Lecture Notes in Electrical Engineering, vol 521. Springer, Singapore. https://doi.org/10.1007/978-981-13-1906-8_40
Download citation
DOI: https://doi.org/10.1007/978-981-13-1906-8_40
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-13-1905-1
Online ISBN: 978-981-13-1906-8
eBook Packages: EngineeringEngineering (R0)