Skip to main content
SpringerLink
Log in

FIR Filter Design Using Distributed Arithmetic with Lookup Tables (LUTs)

  • Conference paper
  • First Online:
Data Science and Applications (ICDSA 2023)

Part of the book series: Lecture Notes in Networks and Systems ((LNNS,volume 820))

Included in the following conference series:

  • 85 Accesses

Abstract

Digital filters are essential for many signal processing applications. They can selectively pass or block certain frequency bands. Traditionally, they are implemented in Digital Signal Processors (DSPs), depending on the response of the system, digital filters can be divided into Finite Impulse Response (FIR) and Infinite Impulse Response (IIR). FIR filters are especially critical in signal processing applications, but implementing them using multipliers and adders can be resource-intensive and require significant amounts of space when implemented in FPGA. To address these challenges, FIR filters often employ the Distributed arithmetic (DA) algorithm to improve speed and reduce the filter’s area. This paper presents a new method for designing a low-power filter that supports pipelining and parallel processing using DA. By leveraging these techniques, the filter achieves less delay time, high-speed processing, and an efficient architecture in terms of area and power consumption. The newly proposed Distributed arithmetic algorithm used in this design is high performance and well-suited for low-power filter applications.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 189.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 249.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. I.W. Selesnick, M. Lang, C. Sidney Burrus, Constrained least square design of FIR filters without specified transition bands. IEEE Trans. Signal Process. 44(8), 1879–1892 (1996)

    Article  Google Scholar 

  2. M. Keerthi, V. Midasala, S.N. Bhavanam, J. Reddy, FPGA implementation of distributed arithmetic for FIR filter. Int. J. Eng. Res. Technol. (IJERT). 1(9), 1–8 (2012)

    Google Scholar 

  3. S.K. Saha, R. Dutta, R. Choudhury, R. Kar, D. Mandal, S.P. Ghoshal, Efficient and accurate optimal linear phase FIR filter design using opposition-based harmony search algorithm. Sci. World J. 2013, 320489 (2013). https://doi.org/10.1155/2013/320489

    Article  Google Scholar 

  4. D. Debarshi, H.S. Dutta, in Efficient FPGA Implementation of fir Filter Using Distributed Arithmetic. Energy Systems, Drives and Automations: Proceedings of ESDA 2019 (Springer, Singapore) (2020)

    Google Scholar 

  5. C.P. Chowdari, J.B. Seventline, Systolic architecture for adaptive block FIR filter for throughput using distributed arithmetic. Int. J. Speech Technol. 23, 549–557 (2020)

    Article  Google Scholar 

  6. S. Akhter, S. Kumar, D. Bareja, in Design and Analysis of Distributed Arithmetic-Based FIR Filter. 2018 International Conference on Advances in Computing, Communication Control and Networking (ICACCCN). (IEEE) (2018)

    Google Scholar 

  7. S. Manoshrudhy, S. Maragatharaj, D. Gayathri, Design of finite impulse response filter using distributed arithmetic of lookup table. Int. J. Innov. Res. Sci. Eng. Technol. 4(Special Issue 6) (2015)

    Google Scholar 

  8. M. Yazhini, R. Ramesh, FIR filter implementation using modified distributed arithmetic architecture. Indian J. Sci. Technol. 6(5), 4485–4491 (2013)

    Article  Google Scholar 

  9. G.K. Ganjikunta, M.B. Mohammed, I.K. Sibghatullah, Energy efficient FIR filter design using distributed arithmetic. J. Shanghai Jiaotong Univ. 2022, 1–5 (2022)

    Google Scholar 

  10. P.V. Praveen Sundar et al., Low power area efficient adaptive FIR filter for hearing aids using distributed arithmetic architecture. Int. J. Speech Technol. 23(2), 287–296 (2020)

    Article  Google Scholar 

  11. S. Kumar, T. Vigneswaran, High performance adaptive finite impulse response filter using new distributed arithmetic algorithm. Asian J. Pharm. (2017)

    Google Scholar 

  12. S. Patil, P. Patil, I. Patil, S. Jadhav, Implementation of FIR filter using VLSI. J. Inf. Knowl. Res. Electron. Commun. Eng. 4(02) (2018)

    Google Scholar 

  13. S.K. Singhal, B.K. Mohanty, Efficient parallel architecture for fixed-coefficient and variable-coefficient FIR filters using distributed arithmetic. J. Circuits Syst. Comput. 25(07), 1650073 (2016)

    Article  Google Scholar 

  14. G.N. Jyothi, K. Sanapala, A. Vijayalakshmi, ASIC implementation of distributed arithmetic based FIR filter using RNS for high speed DSP systems. Int. J. Speech Technol. 23(2), 259–264 (2020)

    Article  Google Scholar 

  15. R. Vinay et al., in Power Efficient FIR Filter Architecture Using Distributed Arithmetic Algorithm. 2020 First IEEE International Conference on Measurement, Instrumentation, Control and Automation (ICMICA) (IEEE) (2020)

    Google Scholar 

  16. A. Quayyum, M. Mazher, Design of programmable, efficient finite impulse response filter based on distributive arithmetic algorithm. Int. J. Inform. Technol. Electr. Eng. 1, 19–24 (2012)

    Google Scholar 

  17. D. Kalaiyarasi, T. Kalpalatha Reddy, Design and implementation of least mean square adaptive FIR filter using offset binary coding based distributed arithmetic. Microprocessors and microsystems 71, 102884 (2019)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Chandigarh University, Mohali, Punjab, India

    Subhadeep Chatterjee, Subhadeep Chatterjee, Mayank Singh, Rendla Sai Advaith & Yogendra Kumar Upadhyaya

Authors
  1. Subhadeep Chatterjee
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Mayank Singh
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Rendla Sai Advaith
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Yogendra Kumar Upadhyaya
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Subhadeep Chatterjee .

Editor information

Editors and Affiliations

  1. Department of Electronics and Communication Engineering, Malaviya National Institute of Technology, Jaipur, Rajasthan, India

    Satyasai Jagannath Nanda

  2. Department of Electronics and Communication Engineering, Malaviya National Institute of Technology, Jaipur, Rajasthan, India

    Rajendra Prasad Yadav

  3. Engineering & Information Technology, University of Technology Sydney, Ultimo, NSW, Australia

    Amir H. Gandomi

  4. Department of Computer Science and Engineering, Jaypee Institute of Information Technology, Noida, Uttar Pradesh, India

    Mukesh Saraswat

Rights and permissions

Reprints and permissions

Copyright information

© 2024 The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd.

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Chatterjee, S., Singh, M., Advaith, R.S., Upadhyaya, Y.K. (2024). FIR Filter Design Using Distributed Arithmetic with Lookup Tables (LUTs). In: Nanda, S.J., Yadav, R.P., Gandomi, A.H., Saraswat, M. (eds) Data Science and Applications. ICDSA 2023. Lecture Notes in Networks and Systems, vol 820. Springer, Singapore. https://doi.org/10.1007/978-981-99-7817-5_35

Download citation

Publish with us

Policies and ethics

Search

Navigation