Abstract
We introduce two eight-line one-bit memory modules which are useful in the modelling of distributed memory in asynchronous delay-insensitive circuits. Our modules are reversible and together with the Merge element are serial-universal. We show how they can be used to realise Morita’s Rotary Element and other reversible modules thus showing their computation universality. We also propose three sets of modules that are universal for all modules.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Fredkin, E.F., Toffoli, T.: Conservative logic. International Journal of Theoretical Physics 21(3/4), 219–253 (1982)
Josephs, M.B., Furey, D.: Delay-insensitive interface specification and synthesis. In: Proceedings of DATE 2000, pp. 169–173. IEEE Computer Society (2000)
Josephs, M.B., Nowick, S.M.: Scanning the technology: Applications of asynchronous circuits. Proceedings of the IEEE, 223–233 (1999)
Josephs, M.B., Udding, J.T.: An overview of D-I algebra. In: Proceedings of HICSS 1993, pp. 329–338. IEEE Computer Society (1993)
Keller, R.M.: Towards a theory of universal speed-independent modules. IEEE Transactions on Computers 23(1), 21–33 (1974)
Lee, J., Adachi, S., Peper, F., Mashiko, S.: Delay-insensitive computation in asynchronous cellular automata. Journal of Computer and System Sciences 70(2), 201–220 (2005)
Lee, J., Adachi, S., Peper, F., Morita, K.: Embedding universal delay-insensitive circuits in asynchronous cellular spaces. Fundamenta Informaticae 58(3-4), 295–320 (2003)
Lee, J., Huang, X., Zhu, Q.-S.: Decomposing Fredkin Gate into simple reversible elements with memory. Journal of Digital Content Technology and its Applications 4(5), 153–158 (2010)
Lee, J., Peper, F., Adachi, S., Morita, K.: Universal delay-insensitive circuits with bidirectional and buffering lines. IEEE Transactions on Computers, 1034–1046 (2004)
Lee, J., Peper, F., Adachi, S., Morita, K.: An asynchronous cellular automaton implementing 2-State 2-Input 2-output reversed-twin reversible elements. In: Umeo, H., Morishita, S., Nishinari, K., Komatsuzaki, T., Bandini, S. (eds.) ACRI 2008. LNCS, vol. 5191, pp. 67–76. Springer, Heidelberg (2008)
Martin, A.J.: The limitations to delay-insensitivity in asynchronous circuits. In: Proceedings of AUSCRIPT 1990, pp. 263–278. MIT Press (1990)
Milner, R.: A Calculus of Communicating Systems. Prentice Hall (1980)
Morita, K.: A simple universal logic element and cellular automata for reversible computing. In: Margenstern, M., Rogozhin, Y. (eds.) MCU 2001. LNCS, vol. 2055, pp. 102–113. Springer, Heidelberg (2001)
Morita, K.: Reversible computing systems, logic circuits, and cellular automata. In: Proceedings of ICNC, pp. 1–8 (2012)
Morita, K., Ogiro, T., Tanaka, K., Kato, H.: Classification and universality of reversible logic elements with one-bit memory. In: Margenstern, M. (ed.) MCU 2004. LNCS, vol. 3354, pp. 245–256. Springer, Heidelberg (2005)
Patra, P., Fussell, D.S.: Building-blocks for designing DI circuits. Technical report, University of Texas at Austin (1993)
Patra, P., Fussell, D.S.: Efficient building blocks for delay insensitive circuits. In: Proceedings of Async 1994, pp. 196–205. Society Press (1994)
Patra, P., Fussell, D.S.: Efficient delay-insensitive RSFQ circuits. In: Proceedings of ICCD 1996, pp. 413–418. IEEE Computer Society (1996)
Phillips, I.C.C., Ulidowski, I.: Reversing algebraic process calculi. Journal of Logic and Algebraic Programming 73(1-2), 70–96 (2007)
Phillips, I.C.C., Ulidowski, I., Yuen, S.: A reversible process calculus and the modelling of the ERK signalling pathway. In: Glück, R., Yokoyama, T. (eds.) RC 2012. LNCS, vol. 7581, pp. 218–232. Springer, Heidelberg (2013)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2013 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Morrison, D., Ulidowski, I. (2013). Reversible Delay-Insensitive Distributed Memory Modules. In: Dueck, G.W., Miller, D.M. (eds) Reversible Computation. RC 2013. Lecture Notes in Computer Science, vol 7948. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-38986-3_2
Download citation
DOI: https://doi.org/10.1007/978-3-642-38986-3_2
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-38985-6
Online ISBN: 978-3-642-38986-3
eBook Packages: Computer ScienceComputer Science (R0)